| データシートサーチシステム |
|
AXP288D データシート(PDF) 37 Page - Shenzhen X-Powers Technology Co ., Ltd |
|
|
|||||||||||||||||||||||||||||
AXP288D データシート(HTML) 37 Page - Shenzhen X-Powers Technology Co ., Ltd |
|
37 / 110 page ![]() AXP288 PMIC Optimized For Multi-Core High-Performance System AXP288 Datasheet V1.06 Copyright © 2014 X-Powers Limited. All Rights Reserved. 37 BYT and CHT SoC Initiated Cold Reset T0 Cold Off Sequence Cold boot Sequence Re-boot if CLDRSTEN=1 Figure 9-11 Table 9-10 Cold Reset scenario 2: The diagram below shows the second special case of a cold reset being enabled based on a global reset and the PMIC register bit being set. T0 Continue Cold Off Sequence ignoring SUSPWRDNACK signal Global Reset sequence turned into Cold Reset Sequence PLTRST_B SLP_S0IX_B Signals from SoC COLDRESETEN1 = 1 Cold boot Sequence starts Figure 9-12 Table 9-11 Parameter Description Min Typical Max Units T0 Time delay between power down complete and power up start 50 ms Parameter Description Min Typical Max Units T0 Time delay between power down complete and power up start 50 ms |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |