PIFE32251B-R47MS datasheet(74/96 Pages) TI1

74 / 96 page

Controller

DRVHx

DRVLx

BOOT1

SWx

FBVOUTx

(1)

PGNDSNSx

VOUT

VSYS

LOUT

ILIMx

DRV5V_x_x

LDO5V

Control

from SOC

PowerPAD

COUT

RILIM

TPS65094

SWCS133C – SEPTEMBER 2015 – REVISED FEBRUARY 2019

www.ti.com

Submit Documentation Feedback

Product Folder Links: TPS65094

Application and Implementation

7.2.1

Design Requirements

The TPS65094x device requires decoupling capacitors on the supply pins. Follow the values for

recommended capacitance on these supplies given in the Specifications section. The controllers,

converter, LDOs, and some other features can be adjusted to meet specific application requirements.

Section 7.2.2, Detailed Design Procedure, describes how to design and adjust the external components to

achieve desired performance.

7.2.2

Detailed Design Procedure

7.2.2.1

Controller Design Procedure

Designing the controller can be divided into the following steps:

1. Design the output filter.

2. Select the FETs.

3. Select the bootstrap capacitor.

4. Select the input capacitors.

5. Set the current limits.

Figure 7-2 shows a diagram of the controller. Controllers BUCK1, BUCK2, and BUCK6 require a 5-V

supply and capacitors at their corresponding DRV5V_x_x pins. For most applications, the DRV5V_x_x

input must come from the LDO5P0 pin to ensure uninterrupted supply voltage; a 2.2-µF, X5R, 20%, 10-V,

or similar capacitor must be used for decoupling.

Figure 7-2. Controller Diagram

PIFE32251B-R47MS データシート(PDF) 74 Page - Texas Instruments

PIFE32251B-R47MS データシート(HTML) 74 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

データシートダウンロード