| データシートサーチシステム |
|
GPLB30A データシート(PDF) 11 Page - Generalplus Technology Inc. |
|
|
|||||||||||||||||||||||||||||
GPLB30A データシート(HTML) 11 Page - Generalplus Technology Inc. |
|
11 / 20 page ![]() GPLB30A © Generalplus Technology Inc. Proprietary & Confidential 11 JAN. 07, 2008 Version: 1.4 7. ELECTRICAL SPECIFICATIONS 7.1. Absolute Maximum Ratings Characteristics Symbol Ratings DC Supply Voltage V+ < 7.0V Input Voltage Range VIN -0.5V to V+ + 0.5V Operating Temperature TA 0℃ to + 60℃ Storage Temperature TSTO -50℃ to + 150℃ Note: Stresses beyond those given in the Absolute Maximum Rating table may cause operational errors or damage to the device. For normal operational conditions, see AC/DC Electrical Characteristics. 7.2. DC Characteristics Limit Characteristics Symbol Min. Typ. Max. Unit Test Condition 2.4 - 3.6 V For 2-battery Operating Voltage VDD 3.6 - 5.5 V For 3-battery Operating Current IOP - 600 - μA FCPU = 1.0MHz @ 3.0V FOSC = 4.0MHz, no load Halt Current IHALT1 - 18 - μA VDD = 3.0V, 32K X’tal ON, Maximum VLCD, Strobe on, Pump clock =32KHZ, no LCD panel Halt Current IHALT2 - 9.0 - μA VDD = 3.0V, 32K X’tal ON, Maximum VLCD, Strobe off, Pump clock =4KHZ, no LCD panel Standby Current ISTBY - - 1.0 μA VDD = 3.0V, all off - -20 - mA VDD = 3.0V, VOH = 2.5V Audio Output Current IOH - -40 - mA VDD = 3.0V, VOH = 2.0V - 20 - mA VDD = 3.0V, VOL = 0.5V Audio Output Current IOL - 40 - mA VDD = 3.0V, VOL = 1.0V Input High Level VIH 2.0 - - V VDD = 3.0V Input Low Level VIL - - 0.8 V VDD = 3.0V Output High Current (I/O) IOH -1.0 - - mA VDD = 3.0V, VOH = 2.4V Output Sink Current (I/O) IOL 1.0 - - mA VDD = 3.0V, VOL = 0.8V LCD Driver Voltage (VLCD - VSS) VLCD 2.45 - 5.75 V VDD = 3.0V, 1/5 bias, no load - 2.5 - - 2.6 - - 2.7 - Regulator Output Voltage VREG - 3.0 - V Output voltage is selected by bonding option Regulator Output Voltage Drop VRDROP - - 100 mV IL = 1.0mA, VDD = 3.6V OSC Resistor ROSC - 200K - Ω FOSC = 2.0MHz @ 3.0V - - 4.0 MHz FCPU = FOSC/1 @ 2.4V CPU Clock FCPU - - 5.0 MHz FCPU = FOSC/1 @ 3.6V Note: VLCD should be higher than VDD to prevent forward biasing the p-n junction of I/O output PMOS. |
|
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |