データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

AM652X データシート(PDF) 124 Page - Texas Instruments

部品番号 AM652X
部品情報  Processors Silicon Revision 1.0
PDF  277 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

AM652X データシート(HTML) 124 Page - Texas Instruments

Back Button AM652X Datasheet HTML 120Page - Texas Instruments AM652X Datasheet HTML 121Page - Texas Instruments AM652X Datasheet HTML 122Page - Texas Instruments AM652X Datasheet HTML 123Page - Texas Instruments AM652X Datasheet HTML 124Page - Texas Instruments AM652X Datasheet HTML 125Page - Texas Instruments AM652X Datasheet HTML 126Page - Texas Instruments AM652X Datasheet HTML 127Page - Texas Instruments AM652X Datasheet HTML 128Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 124 / 277 page
background image
124
AM6548, AM6528, AM6546
AM6526, AM6527
SPRSP08I – NOVEMBER 2017 – REVISED DECEMBER 2019
www.ti.com
Submit Documentation Feedback
Product Folder Links: AM6548 AM6528 AM6546 AM6526 AM6527
Specifications
Copyright © 2017–2019, Texas Instruments Incorporated
Recommended Operating Conditions (continued)
over operating free-air temperature range (unless otherwise noted)
SUPPLY NAME
DESCRIPTION
MIN(1)
NOM
MAX(1)
UNIT
VDDSHV2_WKUP
Dual-voltage IO domain power supply 1.8-V operation
1.71
1.8
1.89
V
3.3-V operation
3.14
3.3
3.46
V
VDDSHV3
Dual-voltage IO domain power supply 1.8-V operation
1.71
1.8
1.89
V
3.3-V operation
3.14
3.3
3.46
V
VDDSHV4
Dual-voltage IO domain power supply 1.8-V operation
1.71
1.8
1.89
V
3.3-V operation
3.14
3.3
3.46
V
VDDSHV5
Dual-voltage IO domain power supply 1.8-V operation
1.71
1.8
1.89
V
3.3-V operation
3.14
3.3
3.46
V
VDDSHV6
Dual-voltage IO domain power supply 1.8-V operation
1.71
1.8
1.89
V
VDDSHV7
Dual-voltage IO domain power supply 1.8-V operation
1.71
1.8
1.89
V
VDDSHV8
Dual-voltage IO domain power supply 1.8-V operation
1.71
1.8
1.89
V
3.3-V operation
3.14
3.3
3.46
V
USB0_VBUS
Voltage range for USB VBUS comparator input
0
see (7)
1.89
V
USB1_VBUS
Voltage range for USB VBUS comparator input
0
see (7)
1.89
V
USB0_ID
Voltage range for the USB ID input
see (5)
V
USB1_ID
Voltage range for the USB ID input
see (5)
V
VSS
Ground
0
V
TJ
Operating junction temperature range
Extended
-40
105
°C
Commercial
0
90
°C
(1) The voltage at the device ball must never be below the MIN voltage or above the MAX voltage for any amount of time. This requirement
includes dynamic voltage events such as AC ripple, voltage transients, voltage dips, and so forth.
(2) Refer to Section 5.3, Power-On-Hour (POH) Limits for limitations.
(3) This value is without AVS. The AVS Voltages are device-dependent, voltage domain-dependent, and OPP-dependent. They must be
read from the VTM_DEVINFO_VDn. For information about VTM_DEVINFO_VDn registers address, please refer to section Voltage and
Thermal Manager (VTM) in the device TRM. The power supply should be adjustable over the following ranges for each required OPP:
–
OPP_NOM: 0.9 V – 1.1 V
–
OPP_OD: 0.9 V – 1.2 V
–
OPP_TURBO: 0.9 V – 1.24 V
The AVS Voltages will be within the above specified ranges.
(4) VDDS_DDR is required to still be powered with either DDR3L, DDR4, or LPDDR4 voltage ranges, even If DDR interface is unused.
(5) This terminal is connected to analog circuits in the respective USB PHY. The circuit sources a known current while measuring the
voltage to determine if the terminal is connected to VSS with a resistance less than 10 Ω or greater than 100 kΩ. The terminal should be
connected to ground for USB host operation or open-circuit for USB peripheral operation, and should never be connected to any
external voltage source.
(6) The VDDA_VSYS_MON pin provides a way to monitor the system power supply and is not fail-safe, unless implemented with the
appropriate resistor voltage divider source. For more information, see Section 7.2.5, System Power Supply Monitor Design Guidelines.
(7) An external resistor divider is required to limit the voltage applied to this device pin. For more information, see Section 7.2.3, USB
Design Guidelines.
(8) For restrictions on OPPs, see Section 5.5.1, Voltage and Core Clock Specifications.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com