データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

USB3450 データシート(PDF) 12 Page - SMSC Corporation

部品番号 USB3450
部品情報  HI-SPEED USB HOST OR DEVICE PHY WITH UTMIINTERFACE
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  SMSC [SMSC Corporation]
ホームページ  http://www.smsc.com
Logo SMSC - SMSC Corporation

USB3450 データシート(HTML) 12 Page - SMSC Corporation

Back Button USB3450 Datasheet HTML 8Page - SMSC Corporation USB3450 Datasheet HTML 9Page - SMSC Corporation USB3450 Datasheet HTML 10Page - SMSC Corporation USB3450 Datasheet HTML 11Page - SMSC Corporation USB3450 Datasheet HTML 12Page - SMSC Corporation USB3450 Datasheet HTML 13Page - SMSC Corporation USB3450 Datasheet HTML 14Page - SMSC Corporation USB3450 Datasheet HTML 15Page - SMSC Corporation USB3450 Datasheet HTML 16Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 40 page
background image
Hi-Speed USB Host or Device PHY With UTMI+ Interface
Datasheet
Revision 0.1 (05-11-05)
12
SMSC USB3450
DATASHEET
12
XCVRSEL[1]
Input
N/A
Transceiver Select. These signals select between
the FS and HS transceivers:
Transceiver select.
00: HS
01: FS
10: LS
11: LS data, FS rise/fall times
13
RXACTIVE
Output
High
Receive Active. Indicates that the receive state
machine has detected Start of Packet and is active.
14
OPMODE[1]
Input
N/A
Operational Mode. These signals select between
the various operational modes:
[1]
[0]
Description
0
0
0: Normal Operation
0
1
1: Non-driving (all terminations removed)
1
0
2: Disable bit stuffing and NRZI encoding
1
1
3: Reserved
15
OPMODE[0]
Input
N/A
16
CLKOUT
Output,
CMOS
N/A
60MHz reference clock output. All UTMI+ signals are
driven synchronous to this clock.
17
LINESTATE[1]
Output
N/A
Line State. These signals reflect the current state of
the USB data bus in FS mode. Bit [0] reflects the
state of DP and bit [1] reflects the state of DM. When
the device is suspended or resuming from a
suspended state, the signals are combinatorial.
Otherwise, the signals are synchronized to CLKOUT.
[1]
[0]
Description
0
0
0: SEO
0
1
1: J State
1
0
2: K State
1
1
3: SE1
18
LINESTATE[0]
Output
N/A
19
VDD1.8
N/A
N/A
1.8V regulator output for digital circuitry on chip.
Place a 0.1uF capacitor near this pin and connect
the capacitor from this pin to ground. Connect pin 19
to pin 34.
20
VDD3.3
N/A
N/A
3.3V PHY Supply. Provides power for Hi-Speed
Transceiver, UTMI+ Digital, Digital I/O, and
Regulators.
21
HOSTDISC
Output
High
Host Disconnect. Indicates that a downstream
device has been disconnected from this host PHY
when operating in HS host mode. Automatically
reset to 0b when Low Power Mode is entered.
Table 3.1 USB3450 Pin Definitions (continued)
PIN
NAME
DIRECTION,
TYPE
ACTIVE
LEVEL
DESCRIPTION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com