| データシートサーチシステム |
|
MCP2517FD データシート(PDF) 73 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP2517FD データシート(HTML) 73 Page - Microchip Technology |
|
73 / 98 page ![]() 2017-2018 Microchip Technology Inc. DS20005688B-page 73 MCP2517FD 5.0 OSCILLATOR Figure 5-1 shows the block diagram of the oscillator in the MCP2517FD. The oscillator system generates the SYSCLK, which is used in the CAN FD Controller Module and for RAM accesses. It is recommended by the CAN FD community to use either a 40 or 20 MHz SYSCLK. The time reference for clock generation can be an external 40, 20 or 4 MHz crystal, ceramic resonator or external clock. The OSC register controls the oscillator. The PLL can be enabled to multiply the 4 MHz clock by 10. The internal 40/20 MHz can be divided by two. The internally generated clock can be divided and pro- vided on the CLKO pin. FIGURE 5-1: MCP2517FD OSCILLATOR BLOCK DIAGRAM OSC1 OSC2 PLLEN OSCDIS Divide By 1, 2 SCLKDIV SYSCLK Divide By 1, 2, 4, 10 CLKO CLKODIV PLL x10 40/20 MHz |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |