| データシートサーチシステム |
|
PFS172 データシート(PDF) 33 Page - PADAUK Technology. |
|
|
|||||||||||||||||||||||||||||
PFS172 データシート(HTML) 33 Page - PADAUK Technology. |
|
33 / 92 page ![]() PFS172 8bit MTP MCU with 8-bit ADC ©Copyright 2020, PADAUK Technology Co. Ltd Page 33 of 92 PDK-DS-PFS172-EN_V000-May 8, 2020 5.4.5. System Clock and LVR level The clock source of system clock comes from EOSC, IHRC and ILRC, the hardware diagram of system clock in the PFS172 is shown as Fig.3. Fig.3: Options of System Clock User can choose different operating system clock depends on its requirement; the selected operating system clock should be combined with supply voltage and LVR level to make system stable. The LVR level will be selected during compilation, and the lowest LVR levels can be chosen for different operating frequencies. Please refer to Section 4.1. M U X clkmd[7:5] System clock CLK ÷2, ÷4, ÷8, ÷16, ÷32, ÷64 ÷1, ÷4, ÷16 ÷1, ÷2, ÷4, ÷8 IHRC EOSC ILRC |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |