データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

CS4210 データシート(PDF) 6 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部品番号 CS4210
部品情報  IEEE 1394 OHCI Controller
PDF  102 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  NSC [National Semiconductor (TI)]
ホームページ  http://www.national.com
Logo NSC - National Semiconductor (TI)

CS4210 データシート(HTML) 6 Page - National Semiconductor (TI)

Back Button CS4210 Datasheet HTML 2Page - National Semiconductor (TI) CS4210 Datasheet HTML 3Page - National Semiconductor (TI) CS4210 Datasheet HTML 4Page - National Semiconductor (TI) CS4210 Datasheet HTML 5Page - National Semiconductor (TI) CS4210 Datasheet HTML 6Page - National Semiconductor (TI) CS4210 Datasheet HTML 7Page - National Semiconductor (TI) CS4210 Datasheet HTML 8Page - National Semiconductor (TI) CS4210 Datasheet HTML 9Page - National Semiconductor (TI) CS4210 Datasheet HTML 10Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 102 page
background image
www.national.com
6
Revision 1.0
1.0
Architectural Description
TheCS4210deviceimplements anIEEE 1394 serial bus
host controller as specified by the OHCI Specification Ver-
sion 1.0. It is organized as a collection of reusable modules
as illustratedinFigure1-1.
The interface to the 1394 bus is organized into three clock
domains: PCI, SCLK, and SCLK/2. The PCI clock domain
can operate at up to 33 MHz. The PCI clock can also be
stopped. The SCLK clock domain operates at 49.152 MHz.
The SCLK/2 clock domain operates at 24.576 MHz.
1.1
PCI INTERFACE MODULE
The PCI interface module provides a full function bus mas-
tering interface to the PCI bus.
1.2
DMA ENGINE
The DMA engine is decomposed into four functional mod-
ules:
• TE: Transfer Engine
— Provides generic data movement services to the rest
of the DMA engine logic.
ATDMA: Asynchronous Transmit DMA
— Controls the transmission of all asynchronous
packets.
• ITDMA: Isochronous Transmit DMA
— Controls the transmission of all isochronous packets.
• RDMA: Receive DMA
— Processes all received packets (asynchronous,
isochronous and physical) and transmit status.
A single port SRAM is shared by the DMA logic for caching
control information and descriptor blocks fetched from the
host memory. This RAM is used for capturing entire
descriptor blocks in a single PCI bus tenure.
Figure 1-1. Functional Block Diagram
ITDMA
RDMA
Arbiter
FM_Bus (Master)
FM_Bus (Slave)
PCI Interface
Register
Set
Clock Generator
and Power
Management
Tx FIFO
(SRAM)
Scratchpad
(SRAM)
Rx FIFO
(SRAM)
Tx Drain
Rx Fill
Link Layer
Physical Layer Interface (49.152 MHz)
SCLK
LREQ
DATA[0:7]
CTRL[0:1]
DIRECT
DMA Engine
Phys
ATDMA
TE
IR
AR
Tx FIFO
(SRAM)
I2CBus
LNKON LPS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com