データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

L6986I データシート(PDF) 32 Page - STMicroelectronics

部品番号 L6986I
部品情報  38 V, 5 W synchronous iso-buck converter for isolated applications
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L6986I データシート(HTML) 32 Page - STMicroelectronics

Back Button L6986I Datasheet HTML 28Page - STMicroelectronics L6986I Datasheet HTML 29Page - STMicroelectronics L6986I Datasheet HTML 30Page - STMicroelectronics L6986I Datasheet HTML 31Page - STMicroelectronics L6986I Datasheet HTML 32Page - STMicroelectronics L6986I Datasheet HTML 33Page - STMicroelectronics L6986I Datasheet HTML 34Page - STMicroelectronics L6986I Datasheet HTML 35Page - STMicroelectronics L6986I Datasheet HTML 36Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 60 page
background image
Figure 37. Two regulators not synchronized
The figure below shows the same regulators working synchronized having the SYNCH pins connected. The
MASTER regulator (LX_reg2 trace) delivers the synchronization signal to the SLAVE device (LX_reg1). The
SLAVE regulator works in phase with the synchronization signal, which is out of phase with the MASTER
switching operation.
Figure 38. Two regulators not synchronized
6.4.2
External synchronization signal
Multiple L6986I can be synchronized to an external frequency signal fed to the SYNCH pin. In this case the
regulator set is phased to the reference and all the devices will work with 0° phase shift.
Considering that the minimum synchronization pulse width coincides with the TON MIN (typ. 340 ns), it is
recommended to synchronize with a frequency not higher than 1 MHz.
Since the internal slope compensation contribution that is required to prevent subharmonic oscillations in peak
current mode architecture depends on the oscillator frequency, it is important to select the same oscillator
frequency for all regulators (all of them operate as SLAVE) as close as possible to the frequency of the reference
signal (please refer to Table 6). As a consequence, all the regulators have the same resistor value connected
to the FSW pin, so the slope compensation is optimized accordingly with the frequency of the synchronization
signal. The slope compensation contribution is latched at power-up and so fixed during the device operation.
L6986I
Synchronization
DS13647 - Rev 1
page 32/60



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com