データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MCP6476 データシート(PDF) 17 Page - Microchip Technology

部品番号 MCP6476
部品情報  3 MHz Operational Amplifier with EMI Filtering
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MICROCHIP [Microchip Technology]
ホームページ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP6476 データシート(HTML) 17 Page - Microchip Technology

Back Button MCP6476 Datasheet HTML 13Page - Microchip Technology MCP6476 Datasheet HTML 14Page - Microchip Technology MCP6476 Datasheet HTML 15Page - Microchip Technology MCP6476 Datasheet HTML 16Page - Microchip Technology MCP6476 Datasheet HTML 17Page - Microchip Technology MCP6476 Datasheet HTML 18Page - Microchip Technology MCP6476 Datasheet HTML 19Page - Microchip Technology MCP6476 Datasheet HTML 20Page - Microchip Technology MCP6476 Datasheet HTML 21Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 46 page
background image
 2020-2021 Microchip Technology Inc.
DS20006419B-page 17
MCP6476/6R/6U/7/9
4.5
Supply Bypass
The MCP6476/6R/6U/7/9 op amp’s power supply pin
(VDD for single-supply) should have a local bypass
capacitor (i.e., 0.01 µF to 0.1 µF) within 2 mm for good
high-frequency performance. It can use a bulk capaci-
tor (i.e., 1 µF or larger) within 100 mm to provide large,
slow currents. This bulk capacitor can be shared with
other analog parts.
4.6
PCB Surface Leakage
In applications where low input bias current is critical,
Printed Circuit Board (PCB) surface leakage effects
need to be considered. Surface leakage is caused by
humidity, dust or other contamination on the board.
Under low humidity conditions, a typical resistance
between nearby traces is 1012
. A 5V difference would
cause 5 pA of current to flow, which is greater than the
MCP6476/6R/6U/7/9’s bias current at +25°C (±1 pA,
typical).
The easiest way to reduce surface leakage is to use a
guard ring around sensitive pins (or traces). The guard
ring is biased at the same voltage as the sensitive pin.
An example of this type of layout is shown in
Figure 4-6.
FIGURE 4-6:
Example Guard Ring Layout
for Inverting Gain.
1.
Noninverting Gain and Unity Gain Buffer:
a) Connect the noninverting pin (VIN+) to the
input with a wire that does not touch the
PCB surface.
b) Connect the guard ring to the inverting input
pin (VIN-). This biases the guard ring to the
Common-mode input voltage.
2.
Inverting
gain
and
transimpedance
gain
amplifiers (convert current to voltage, such as
photo detectors):
a) Connect the guard ring to the noninverting
input pin (VIN+). This biases the guard ring
to the same reference voltage as the
op amp (e.g., VDD/2 or ground).
b) Connect the inverting pin (VIN-) to the input
with a wire that does not touch the PCB
surface.
4.7
Unused Op Amps
An unused op amp in a dual (MCP6477) or quad
(MCP6479) package should be configured as shown in
Figure 4-7. These circuits prevent the output from
toggling and causing crosstalk. Circuit A sets the
op amp at its minimum noise gain. The resistor divider
produces any desired reference voltage within the out-
put voltage range of the op amp; the op amp buffers
that reference voltage. Circuit B uses the minimum
number of components.
FIGURE 4-7:
Unused Op Amps.
4.8
Electromagnetic Interference
Rejection Ratio (EMIRR)
Definitions
The Electromagnetic Interference (EMI) is the
disturbance that affects an electrical circuit due to
either electromagnetic induction or electromagnetic
radiation emitted from an external source.
The parameter which describes the EMI robustness of
an op amp is the Electromagnetic Interference Rejec-
tion Ratio (EMIRR). It quantitatively describes the
effect that an RF interfering signal has on op amp per-
formance. Internal passive filters make EMIRR better
compared with older parts. This means that with good
PCB layout techniques, your EMC performance should
be better.
EMIRR is defined as:
EQUATION 4-1:
Guard Ring
VIN-VIN+
VSS
¼ MCP6479 (A)
¼ MCP6479 (B)
R1
R
2
V
REF
V
DD
R
2
R
1
R
2
+
=
VREF
VDD
VDD
VDD
EMIRR dB

20
VRF
V
OS
-------------


log
=
Where:
VRF = Peak Amplitude of RF Interfering
Signal (VPK)
VOS = Input Offset Voltage Shift (V)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com