データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

VSC880 データシート(PDF) 21 Page - Vitesse Semiconductor Corporation

部品番号 VSC880
部品情報  High Performance 16x16 Serial Crosspoint Switch
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  VITESSE [Vitesse Semiconductor Corporation]
ホームページ  http://www.vitesse.com
Logo VITESSE - Vitesse Semiconductor Corporation

VSC880 データシート(HTML) 21 Page - Vitesse Semiconductor Corporation

Back Button VSC880 Datasheet HTML 17Page - Vitesse Semiconductor Corporation VSC880 Datasheet HTML 18Page - Vitesse Semiconductor Corporation VSC880 Datasheet HTML 19Page - Vitesse Semiconductor Corporation VSC880 Datasheet HTML 20Page - Vitesse Semiconductor Corporation VSC880 Datasheet HTML 21Page - Vitesse Semiconductor Corporation VSC880 Datasheet HTML 22Page - Vitesse Semiconductor Corporation VSC880 Datasheet HTML 23Page - Vitesse Semiconductor Corporation VSC880 Datasheet HTML 24Page - Vitesse Semiconductor Corporation VSC880 Datasheet HTML 25Page - Vitesse Semiconductor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 28 page
background image
VITESSE
SEMICONDUCTOR CORPORATION
Data Sheet
VSC880
High Performance 16x16
Serial Crosspoint Switch
G52191-0, Rev 4.2
Page 21
01/05/01
© VITESSE SEMICONDUCTOR CORPORATION • 741 Calle Plano • Camarillo, CA 93012
Tel: (800) VITESSE • FAX: (805) 987-5896 • Email: prodinfo@vitesse.com
Internet: www.vitesse.com
Table 3: Receive Data Output Timing Table
Figure 11: CPU Interface Write Cycle Timing
Figure 12: CPU Interface Read Cycle Timing
Table 4: CPU Interface Timing Table
Parameter
Description
Min
Typ
Max
Units
TINT
Interrupt pulse width
15
ns
TRESET
RESET, RESYNEN pulse width
64
ns
Parameter
Description
Min
Typ
Max
Units
TOK
CSEL falling edge to valid address
5
ns
TD
CSEL inactive between read cycles
10
ns
TSU
CWEN valid to CSEL falling edge
5
ns
TH
CSEL active to CWEN change
5
ns
TWV
Valid data and address during a write
45
ns
TWS
CSEL low time during a write
20
ns
TWC
CSEL cycle time during a write
55
ns
TRV
CSEL active to valid data
15
45
ns
TRZ
CSEL deactivate to high impedance data
5
ns
TRD
CSEL active to low impedance data
0
ns
ADDR[5:0]
CWEN
CDATA[7:0]
CSEL
Valid Data
Valid Address
TOK
TWV
TWC
TH
TWS
TSU
ADDR[5:0]
CWEN
CDATA[7:0]
CSEL
Valid Data
Valid Address
Hi-Z
TSU
TD
TH
TA
TRZ
TRD
TRV
Hi-Z



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com