データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STW8009 データシート(PDF) 40 Page - STMicroelectronics

部品番号 STW8009
部品情報  Mobile Video DENC
PDF  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STW8009 データシート(HTML) 40 Page - STMicroelectronics

Back Button STW8009 Datasheet HTML 36Page - STMicroelectronics STW8009 Datasheet HTML 37Page - STMicroelectronics STW8009 Datasheet HTML 38Page - STMicroelectronics STW8009 Datasheet HTML 39Page - STMicroelectronics STW8009 Datasheet HTML 40Page - STMicroelectronics STW8009 Datasheet HTML 41Page - STMicroelectronics STW8009 Datasheet HTML 42Page - STMicroelectronics STW8009 Datasheet HTML 43Page - STMicroelectronics STW8009 Datasheet HTML 44Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 55 page
background image
Control registers
STw8009/STw8019
40/55
5.2.2
Control & power management unit registers
Control and power management unit
standby: In this mode the analog subsystem is supplied by the 1.2 V and the 2.8 /3.3 V, but
the DACs are set in power down mode, via poff[1:2] bits (Reg 130 & 131). Digital to analog
data conversion is disabled.
(*) 0 = disabled (active mode)
1 = standby
Control and power management unit reset
cpmuswrst: Control and power management unit reset
(*) 0 = disabled
1 = control and power management unit software reset
Note:
Bit cpmuswrst is automatically reset to its default value after internal reset generation and
the I2C data transfer is stopped. This reset is kept available for a CLK cycle.
poff1: DAC1 power off, then turn off DAC1 is in a low power consumption mode
0 = disabled (DAC1 active)
(*) 1 = turned off
Note:
As Default value is “1”, Digital processor must write “0” when going from sleep or standby to
active mode.
notzerod1 : null digital data inputed on DAC1
0 = independently of what is coming from the digital part, “0000000000” is forced on
DAC1 input.
(*) 1 = disabled, values issued from DENC are transmitted to DAC1.
pedestalOnd1 : Black level video pedestal active on DAC1
(*) 0 = disabled
1 = video pedestal active
REGISTER 128
Configuration0
Address:
0x0080
Type: R/W
content
standby
default
00
0000
00
REGISTER 129
Configuration 1
Address:
0x0081
Type: R/W
content
cpmuswrst
default
0
0
000
0
0
0
REGISTER 130
DAC1 control
Address:
0x0082
Type: R/W
content
poff1
notzerod1
pedestal
Ond1
default
0
0
000
1
1
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com