データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

PLL702-03 データシート(PDF) 5 Page - PhaseLink Corporation

部品番号 PLL702-03
部品情報  Low EMI Peripheral Clock Generator for Notebook PCs
PDF  7 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  PLL [PhaseLink Corporation]
ホームページ  http://www.phaselink.com
Logo PLL - PhaseLink Corporation

PLL702-03 データシート(HTML) 5 Page - PhaseLink Corporation

  PLL702-03 Datasheet HTML 1Page - PhaseLink Corporation PLL702-03 Datasheet HTML 2Page - PhaseLink Corporation PLL702-03 Datasheet HTML 3Page - PhaseLink Corporation PLL702-03 Datasheet HTML 4Page - PhaseLink Corporation PLL702-03 Datasheet HTML 5Page - PhaseLink Corporation PLL702-03 Datasheet HTML 6Page - PhaseLink Corporation PLL702-03 Datasheet HTML 7Page - PhaseLink Corporation  
Zoom Inzoom in Zoom Outzoom out
 5 / 7 page
background image
Preliminary
PLL702-03
Low EMI Peripheral Clock Generator for Notebook PCs
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 10/06/02 Page 5
Electrical Specifications
1. Absolute Maximum Ratings
PARAMETERS
SYMBOL
MIN.
MAX.
UNITS
Supply Voltage Range
VCC
-0.5
7
V
Input Voltage Range
VI
-0.5
VCC
+0.5
V
Output Voltage Range
VO
-0.5
VCC
+0.5
V
Soldering Temperature
260
°C
Storage Temperature
TS
-65
150
°C
Ambient Operating Temperature*
TA
-40
85
°C
Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause
permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional
operations of the device at these or any other conditions above the operational limits noted in this specification is not implied.
* Note: Operating Temperature is guaranteed by design for all parts (COMMERCIAL and INDUSTRIAL), but tested for
INDUSTRIAL grade only.
2. AC Specification
PARAMETERS
CONDITIONS
MIN.
TYP.
MAX.
UNITS
Input Frequency (to be set via XTAL_SEL)
+/- 20ppm accuracy
24.576
MHz
SST modulation sweep rate
28
kHz
Output Rise Time
0.8V to 2.0V with no load
1.5
ns
Output Fall Time
2.0V to 0.8V with no load
1.5
ns
Duty Cycle
At VDD/2
45
50
55
%
Duty Cycle 8MHz clock
At VDD/2
43
50
57
%
Max. Absolute Period Jitter
Long term, No SST
150
ps
Max. Jitter, cycle to cycle
Long term + Short term
120
ps



Html Pages

1 2 3 4 5 6 7


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com