| データシートサーチシステム |
|
STM8L052C6 データシート(PDF) 81 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM8L052C6 データシート(HTML) 81 Page - STMicroelectronics |
|
81 / 103 page ![]() DocID023331 Rev 2 81/103 STM8L052C6 Electrical parameters 97 Figure 27. Typical NRST pull-up current Ipu vs. VDD The reset network shown in Figure 28 protects the device against parasitic resets. The user must ensure that the level on the NRST pin can go below the VIL(NRST) max. level specified in Table 39. Otherwise the reset is not taken into account internally. For power consumption sensitive applications, the external reset capacitor value can be reduced to limit the charge/discharge current. If the NRST signal is used to reset the external circuitry, attention must be paid to the charge/discharge time of the external capacitor to fulfill the external devices reset timing conditions. The minimum recommended capacity is 10 nF. Figure 28. Recommended NRST pin configuration EXTERNAL RESET CIRCUIT STM8 Filter RPU VDD INTERNAL RESET NRST 0.1 µF (Optional) |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |