データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

SPC572L64F2 データシート(PDF) 30 Page - STMicroelectronics

部品番号 SPC572L64F2
部品情報  32-bit Power Architecture® based MCU for automotive powertrain applications
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPC572L64F2 データシート(HTML) 30 Page - STMicroelectronics

Back Button SPC572L64F2 Datasheet HTML 26Page - STMicroelectronics SPC572L64F2 Datasheet HTML 27Page - STMicroelectronics SPC572L64F2 Datasheet HTML 28Page - STMicroelectronics SPC572L64F2 Datasheet HTML 29Page - STMicroelectronics SPC572L64F2 Datasheet HTML 30Page - STMicroelectronics SPC572L64F2 Datasheet HTML 31Page - STMicroelectronics SPC572L64F2 Datasheet HTML 32Page - STMicroelectronics SPC572L64F2 Datasheet HTML 33Page - STMicroelectronics SPC572L64F2 Datasheet HTML 34Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 112 page
background image
Electrical characteristics
SPC572Lx
30/112
DocID027866 Rev 5
Table 15. MEDIUM configuration output buffer electrical characteristics
Symbol
C
Parameter
Conditions(1)
Value(2)
Unit
Min
Typ
Max
ROH_M
CC
P
PMOS output impedance
MEDIUM configuration
4.5 V < VDD_HV_IO < 5.5 V
Push pull, IOH < 2 mA
120
200
260
Ω
ROL_M
CC
P
NMOS output impedance
MEDIUM configuration
4.5 V < VDD_HV_IO < 5.5 V
Push pull, IOL < 2 mA
120
200
260
Ω
fMAX_M
CC
T
Output frequency
MEDIUM configuration
CL =25 pF(3)
——
12
MHz
CL =50 pF(3)
——
6
DCL = 200 pF(3)
——
1.5
tTR_M
CC
T
Transition time output pin
MEDIUM configuration(4)
CL = 25 pF
4.5 V < VDD_HV_IO < 5.5 V
10
—
30
ns
CL =50 pF
4.5 V < VDD_HV_IO < 5.5 V
20
—
60
DCL = 200 pF
4.5 V < VDD_HV_IO < 5.5 V
60
—
200
CL = 25 pF,
3.0 V < VDD_HV_IO <
3.6 V(5)
12
—
42
CL = 50 pF,
3.0 V < VDD_HV_IO <
3.6 V(5)
24
—
86
CL = 200 pF,
3.0 V < VDD_HV_IO <
3.6 V(5)
70
—
300
|tSKEW_M| CC
T
Difference between rise and
fall time
——
—
25
%
IDCMAX_M CC
D
Maximum DC current
—
—
—
4
mA
TPHL/PLH CC
D
Propagation delay
CL = 25 pF,
4.5 V < VDD_HV_IO < 5.9 V
—
—
35
ns
CL = 25 pF,
3.0 V < VDD_HV_IO < 3.6 V
——
42
CL = 50 pF,
4.5 V < VDD_HV_IO < 5.9 V
——
70
CL = 50 pF,
3.0 V < VDD_HV_IO <
3.6 V(5)
——
85
1. All VDD_HV_IO conditions for 4.5 V to 5.5 V are valid for VSIO[VSIO_xx] = 1, and all specifications for 3.0V to 3.6V are valid
for VSIO[VSIO_xx] = 0
2. All values need to be confirmed during device validation.
3. CL is the sum of external capacitance. Device and package capacitances (CIN, defined in Table 12) are to be added to
calculate total signal capacitance (CTOT = CL + CIN).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com