データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ADE9430 データシート(PDF) 28 Page - Analog Devices

部品番号 ADE9430
部品情報  High Performance, Polyphase Energy, and Class S Power Quality Monitoring IC
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

ADE9430 データシート(HTML) 28 Page - Analog Devices

Back Button ADE9430 Datasheet HTML 24Page - Analog Devices ADE9430 Datasheet HTML 25Page - Analog Devices ADE9430 Datasheet HTML 26Page - Analog Devices ADE9430 Datasheet HTML 27Page - Analog Devices ADE9430 Datasheet HTML 28Page - Analog Devices ADE9430 Datasheet HTML 29Page - Analog Devices ADE9430 Datasheet HTML 30Page - Analog Devices ADE9430 Datasheet HTML 31Page - Analog Devices ADE9430 Datasheet HTML 32Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 35 page
background image
Data Sheet
ADE9430
THEORY OF OPERATION
analog.com
Rev. 0 | 28 of 35
Power Accumulation
The ADE9430 accumulates the total and fundamental values of
active, reactive, and apparent power for all the three phases
into respective xWATT_ACC and xFWATT_ACC, xVAR_ACC and
xFVAR_ACC, and xVA_ACC, and xFVA_ACC 32-bit signed reg-
isters. The number of samples accumulated is set using the
PWR_TIME register. The PWRRDY bit in the STATUS0 register
is set after PWR_TIME + 1 samples accumulate at 8 kSPS. The
maximum value of the PWR_TIME register is 8191 decimals, and
the maximum power accumulation time is 1.024 sec.
The xSIGN bits in the PHSIGN register indicate the sign of
accumulated powers over the PWR_TIME interval. The PWR_
SIGN_SEL[1:0] bits allow the user to select whether the power sign
change follows the total or fundamental energies. When sign of the
accumulated power changes, the corresponding REVx bits in the
STATUS0 register are set and IRQ0 generates an interrupt.
The ADE9430 allows the user to accumulate total active power
and VAR powers into separate positive and negative values into
the PWATT_ACC and NWATT_ACC, and PVAR_ACC and NVAR_
ACC registers. A new accumulation from zero begins when the
power update interval set in PWR_TIMER elapses.
See the ADE9430 Technical Reference Manual for additional infor-
mation.
Digital to Frequency Conversion—CFx Output
The ADE9430 includes four pulse outputs that are proportional
to the energy accumulation in the CF1 through CF4 output pins.
Figure 48 shows a block diagram of the CFx pulse generation. CF3
is multiplexed with ZX, and CF4 is multiplexed with EVENT and
DREADY.
See the ADE9430 Technical Reference Manual for additional infor-
mation.
Figure 48. Digital to Frequency Conversion for CFx



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com