データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

FDA803D-EHT データシート(PDF) 51 Page - STMicroelectronics

部品番号 FDA803D-EHT
部品情報  1 x 45 W class D digital input automotive power amplifier with diagnostics, wide voltage operation range for car audio and telematic
PDF  78 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

FDA803D-EHT データシート(HTML) 51 Page - STMicroelectronics

Back Button FDA803D-EHT Datasheet HTML 47Page - STMicroelectronics FDA803D-EHT Datasheet HTML 48Page - STMicroelectronics FDA803D-EHT Datasheet HTML 49Page - STMicroelectronics FDA803D-EHT Datasheet HTML 50Page - STMicroelectronics FDA803D-EHT Datasheet HTML 51Page - STMicroelectronics FDA803D-EHT Datasheet HTML 52Page - STMicroelectronics FDA803D-EHT Datasheet HTML 53Page - STMicroelectronics FDA803D-EHT Datasheet HTML 54Page - STMicroelectronics FDA803D-EHT Datasheet HTML 55Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 78 page
background image
DocID031487 Rev 2
51/78
FDA803D
I2S bus interface
77
13
I2S bus interface
The device receives the audio signal through I2S bus.
The I2S bus is composed of three lines:
Clock line (I2Sclk pin);
Word Select line (I2Sws pin);
Serial Data line (I2Sdata pin).
The Word Select line frequency must be always equal to the audio sampling frequency fs.
According to the I2C setting of IB1[7-5], the device supports the following standards for
sampling frequency:
44.1 kHz;
48 kHz;
96 kHz;
192 kHz.
According to the I2C setting of IB0[6-5], the user can send the audio signal with the following
data formats:
I2S standard (max fs = 192 kHz);
TDM - 4CHs (max fs = 192 kHz);
TDM - 8CHs (max fs = 96 kHz);
TDM - 16CHs (max fs = 48 kHz).
For all the mentioned data formats, the user must provide the data word following two's
complement representation, starting from the MSB. The data word is composed of 32 bits:
the device processes only the first 24 most significant bits, while it does not care the least
significant 8 bits.
The internal PLL locks on the Clock line signal: when the I2S clock is missing or corrupted,
the PLL consequently unlocks and the device forces the finite state machine in standby
state. Furthermore, since the Clock line frequency is dependent on I2S bus configuration, it
is strictly necessary to configure the I2C bits IB0[6-5] and IB1[7-5] accordingly.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com