| データシートサーチシステム |
|
STM32L062K8 データシート(PDF) 95 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32L062K8 データシート(HTML) 95 Page - STMicroelectronics |
|
95 / 124 page ![]() DS10183 Rev 11 95/124 STM32L062x8 Electrical characteristics 101 tsu(NSS) NSS setup time Slave mode, SPI presc = 2 4*Tpclk - - ns th(NSS) NSS hold time Slave mode, SPI presc = 2 2*Tpclk - - tw(SCKH) tw(SCKL) SCK high and low time Master mode Tpclk-2 Tpclk Tpclk+ 2 tsu(MI) Data input setup time Master mode 0 - - tsu(SI) Slave mode 3 - - th(MI) Data input hold time Master mode 7 - - th(SI) Slave mode 3.5 - - ta(SO Data output access time Slave mode 15 - 36 tdis(SO) Data output disable time Slave mode 10 - 30 tv(SO) Data output valid time Slave mode 1.65 V<VDD<3.6 V -18 41 Slave mode 2.7 V<VDD<3.6 V -18 25 tv(MO) Master mode - 4 7 th(SO) Data output hold time Slave mode 10 - - th(MO) Master mode 0 - - 1. Guaranteed by characterization results. 2. The maximum SPI clock frequency in slave transmitter mode is determined by the sum of tv(SO) and tsu(MI) which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having tsu(MI) = 0 while Duty(SCK) = 50%. Table 65. SPI characteristics in voltage Range 1 (1) (continued) Symbol Parameter Conditions Min Typ Max Unit |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |