データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

VIPERGAN65 データシート(PDF) 34 Page - STMicroelectronics

部品番号 VIPERGAN65
部品情報  Advanced quasi-resonant offline high voltage converter with E-mode GaN HEMT
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

VIPERGAN65 データシート(HTML) 34 Page - STMicroelectronics

Back Button VIPERGAN65 Datasheet HTML 27Page - STMicroelectronics VIPERGAN65 Datasheet HTML 28Page - STMicroelectronics VIPERGAN65 Datasheet HTML 29Page - STMicroelectronics VIPERGAN65 Datasheet HTML 30Page - STMicroelectronics VIPERGAN65 Datasheet HTML 31Page - STMicroelectronics VIPERGAN65 Datasheet HTML 32Page - STMicroelectronics VIPERGAN65 Datasheet HTML 33Page - STMicroelectronics VIPERGAN65 Datasheet HTML 34Page - STMicroelectronics VIPERGAN65 Datasheet HTML 35Page - STMicroelectronics  
Zoom Inzoom in Zoom Outzoom out
 34 / 35 page
background image
List of figures
Figure 1.
Typical application.................................................................. 1
Figure 2.
Connection diagram (top view) ......................................................... 2
Figure 3.
Typ. IDLIM vs. TJ ................................................................... 9
Figure 4.
VSTART vs. TJ @10 MΩ and 20 MΩ ...................................................... 9
Figure 5.
Typ. RDS(ON) vs. ID ................................................................. 9
Figure 6.
Typ. RDS(ON) vs. TJ ................................................................. 9
Figure 7.
Typ. ID vs. VDS ................................................................... 10
Figure 8.
Typ. COSS vs. VDS ................................................................ 10
Figure 9.
Typ. EOSS vs. VDS................................................................. 10
Figure 10.
Multi-mode operation of VIPERGAN65 .................................................. 11
Figure 11.
High voltage start-up generator: internal schematic and pin configuration ........................... 12
Figure 12.
Frequency limits and modes of operations ................................................ 13
Figure 13.
Constant output voltage control principle: internal schematic and pin configuration .................... 14
Figure 14.
Burst-mode operation .............................................................. 15
Figure 15.
Feed-forward compensation: simplified internal schematic and pin configuration. ..................... 15
Figure 16.
Typical power capability variation vs. input voltage in QR flyback ................................ 16
Figure 17.
Dynamic blanking time: internal schematic and pin configuration ................................. 17
Figure 18.
Typical normalized switching frequency variation over input voltage range .......................... 17
Figure 19.
Blanking time variation vs. FB voltage with dynamical Blanking time active.......................... 18
Figure 20.
Typical Turn-on delay after triggering as function of the voltage on TB pin. .......................... 18
Figure 21.
TB pin: (external configuration: dynamic blanking time and valley synch) ........................... 20
Figure 22.
TB pin: external configuration: (only valley synch) ........................................... 20
Figure 23.
TB pin: external configuration (only dynamic blanking time ) .................................... 20
Figure 24.
TB pin: external configuration (no dynamic blanking time nor valley synch).......................... 20
Figure 25.
Timing diagram of OLP protection ...................................................... 21
Figure 26.
OVP timing diagram ............................................................... 22
Figure 27.
Brown-in/out and input OVP: internal schematic ............................................ 23
Figure 28.
Brown-In/Out and input OVP: external configuration (Input OVP and BR) ........................... 24
Figure 29.
Brown-In/Out and input OVP: external configuration (Only input OVP) ............................. 24
Figure 30.
Brown-In/Out and input OVP: external configuration (Only BR) .................................. 24
Figure 31.
Brown-In/Out and input OVP: external configuration (No input iOVP nor BR) ........................ 24
Figure 32.
OTP timing diagram ............................................................... 25
Figure 33.
Typical configuration: full features ...................................................... 26
Figure 34.
Typical configuration: basic features .................................................... 26
Figure 35.
QFN 5x6 narrow package information ................................................... 28
Figure 36.
QFN 5x6 narrow package information ................................................... 29
VIPERGAN65
List of figures
DS14005 - Rev 2
page 34/35



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com