| データシートサーチシステム |
|
LPS22HHTR データシート(PDF) 47 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
LPS22HHTR データシート(HTML) 47 Page - STMicroelectronics |
|
47 / 59 page ![]() DocID030890 Rev 2 47/59 LPS22HH Register description 59 9.8 CTRL_REG3 (12h) Control register 3 - INT_DRDY pin control register (R/W) Figure 25. Interrupt events on INT_DRDY pin 76543210 0 0 INT_F_FULL INT_F_WTM INT_F_OVR DRDY INT_S1 INT_S0 INT_F_FULL FIFO full flag on INT_DRDY pin. Default value: 0 (0: FIFO empty; 1: FIFO full - 128 unread samples) INT_F_WTM FIFO threshold (watermark) status on INT_DRDY pin. Default value: 0 (0: FIFO is lower than FTH level; 1: FIFO is equal to or higher than FTH level) INT_F_OVR FIFO overrun status on INT_DRDY pin. Default value: 0 (0: not overwritten; 1: at least one sample in the FIFO has been overwritten) DRDY Data-ready signal on INT_DRDY pin. Default value: 0 (0: disable; 1: enable) INT_S[1:0] Data signal on INT_DRDY pin control bits. Default value: 00 Refer to Table 21. Table 21. Interrupt configurations INT_S1 INT_S0 INT_DRDY pin configuration 00 Data signal (in order of priority: DRDY or INT_F_WTM or INT_F_OVR or INT_F_FULL) 0 1 Pressure high (P_high) 1 0 Pressure low (P_low) 1 1 Pressure low OR high |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |