データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

M95256-R データシート(PDF) 9 Page - STMicroelectronics

部品番号 M95256-R
部品情報  256-Kbit serial SPI bus EEPROM with high-speed clock
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M95256-R データシート(HTML) 9 Page - STMicroelectronics

Back Button M95256-R Datasheet HTML 5Page - STMicroelectronics M95256-R Datasheet HTML 6Page - STMicroelectronics M95256-R Datasheet HTML 7Page - STMicroelectronics M95256-R Datasheet HTML 8Page - STMicroelectronics M95256-R Datasheet HTML 9Page - STMicroelectronics M95256-R Datasheet HTML 10Page - STMicroelectronics M95256-R Datasheet HTML 11Page - STMicroelectronics M95256-R Datasheet HTML 12Page - STMicroelectronics M95256-R Datasheet HTML 13Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 51 page
background image
5.2
Active power and Standby power modes
When Chip select (S) is low, the device is selected, and in the Active power mode. The device consumes ICC.
When Chip select (S) is high, the device is deselected. If a Write cycle is not currently in progress, the device then
goes into the Standby power mode, and the device consumption drops to ICC1, as specified in DC characteristics
(see Section 9 DC and AC parameters).
5.3
Hold condition
The Hold (HOLD) signal is used to pause any serial communications with the device without resetting the clocking
sequence.
To enter the Hold condition, the device must be selected, with Chip select (S) low.
During the Hold condition, the Serial data output (Q) is high impedance, and the Serial data input (D) and the
Serial clock (C) are Don’t care.
Normally, the device is kept selected for the whole duration of the Hold condition. Deselecting the device while it is
in the Hold condition has the effect of resetting the state of the device: this mechanism can be used, if required, to
reset the ongoing processes.
This resets the internal logic, except the WEL and WIP bits of the Status register.
In the specific case where the device has moved in a Write command (Inst + Address + data bytes, each data
byte being exactly 8 bits), deselecting the device also triggers the Write cycle of this decoded command.
Figure 7. Hold condition activation
Hold
condition
Hold
condition
HOLD
C
The Hold condition starts when the Hold (HOLD) signal is driven low when Serial clock (C) is already low (as
shown in Figure 7).
Figure 7 also shows what happens if the rising and falling edges are not timed to coincide with Serial clock (C)
being low.
5.4
Status register
The Status register contains a number of status and control bits that can be read or set (as appropriate) by
specific instructions. See Section 6.3 Read Status register (RDSR) for a detailed description of the Status
register bits.
M95256-W M95256-R M95256-DF
Active power and Standby power modes
DS4712 - Rev 22
page 9/51



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com