データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ST20-GP6 データシート(PDF) 33 Page - STMicroelectronics

部品番号 ST20-GP6
部品情報  GPS PROCESSOR
PDF  123 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST20-GP6 データシート(HTML) 33 Page - STMicroelectronics

Back Button ST20-GP6 Datasheet HTML 29Page - STMicroelectronics ST20-GP6 Datasheet HTML 30Page - STMicroelectronics ST20-GP6 Datasheet HTML 31Page - STMicroelectronics ST20-GP6 Datasheet HTML 32Page - STMicroelectronics ST20-GP6 Datasheet HTML 33Page - STMicroelectronics ST20-GP6 Datasheet HTML 34Page - STMicroelectronics ST20-GP6 Datasheet HTML 35Page - STMicroelectronics ST20-GP6 Datasheet HTML 36Page - STMicroelectronics ST20-GP6 Datasheet HTML 37Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 123 page
background image
ST20-GP6
33/123
5.5
Restrictions on interrupt handlers
There are various restrictions that must be placed on interrupt handlers to ensure that they interact
correctly with the rest of the process model implemented in the CPU.
1
Interrupt handlers must not deschedule.
2
Interrupt handlers must not execute communication instructions. However they may com-
municate with other processes through shared variables using the semaphore
signal to
synchronize.
3
Interrupt handlers must not perform 2d block move instructions.
4
Interrupt handlers must not cause program traps. However they may be trapped by a
scheduler trap.
5.6
Interrupt configuration registers
The interrupt controller is allocated a 4k block of memory in the internal peripheral address space.
Information on interrupts is stored in registers as detailed in the following section. The registers can
be examined and set by the
devlw (device load word) and devsw (device store word) instructions.
Note, they can not be accessed using memory instructions.
HandlerWptr register
The
HandlerWptr registers (1 per interrupt) contain a pointer to the workspace of the interrupt han-
dler. It also contains the
Priority bit which determines whether the interrupt is at a higher or lower
priority than the high priority process queue.
Note, before the interrupt is enabled, by writinga1inthe
Mask register, the user (or toolset) must
ensure that there is a valid
Wptr in the register.
HandlerWptr
Interrupt controller base address + #00 to #1C
Read/Write
Bit
Bit field
Function
0
Priority
Sets the priority of the interrupt. If this bit is set to 0, the interrupt is a higher priority
than the high priority process queue, if this bit is 1, the interrupt is a lower priority
than the high priority process queue.
0
high priority
1
low priority
31:2
HandlerWptr
Pointer to the workspace of the interrupt handler.
1
Reserved, write 0.
Table 5.1
HandlerWptr register format - one register per interrupt



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com