| データシートサーチシステム |
|
VIPERGAN50TR データシート(PDF) 3 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
VIPERGAN50TR データシート(HTML) 3 Page - STMicroelectronics |
|
3 / 37 page ![]() Pin N. Name Function A voltage divider must be connected among auxiliary winding, ZCD and GND. A negative-going edge across the pin triggers GAN turn-on. During GAN's on-time, the current sourced by the pin is monitored to get an image of the input voltage to the converter, used for feed-forward compensation. During GAN's off-time, a voltage exceeding the OVP threshold shuts the IC down reducing the device consumption. This function is strobed and digitally filtered for high noise immunity. 12 VDD Controller supply. An electrolytic capacitor, connected between this pin and GND, is initially charged by the internal HV start-up generator. A 100 nF ceramic cap between VDD and GND, as close as possible to the IC, might be required to reject high frequency disturbances from internal circuitries. 13 DRV GaN driver section supply. An internal voltage regulator tightly sets the driving voltage for GaN to 6 V to obtain best performance. A low ESR/ESL 1 µF ceramic capacitor placed between this pin and GND is required. 15,16 DRAIN Drain pin of the GAN switch EP EP Exposed Pad. This pin is mechanically connected to the controller die pad of the frame. In order to improve noise immunity it must be connected to GND. VIPERGAN50 Pin connections and function DS13888 - Rev 2 page 3/37 |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |