データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ICS9LPR502 データシート(PDF) 24 Page - Renesas Technology Corp

部品番号 ICS9LPR502
部品情報  56-PIN CK505 W/FULLY INTEGRATED VOLTAGE REGULATOR
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

ICS9LPR502 データシート(HTML) 24 Page - Renesas Technology Corp

Back Button ICS9LPR502 Datasheet HTML 20Page - Renesas Technology Corp ICS9LPR502 Datasheet HTML 21Page - Renesas Technology Corp ICS9LPR502 Datasheet HTML 22Page - Renesas Technology Corp ICS9LPR502 Datasheet HTML 23Page - Renesas Technology Corp ICS9LPR502 Datasheet HTML 24Page - Renesas Technology Corp ICS9LPR502 Datasheet HTML 25Page - Renesas Technology Corp ICS9LPR502 Datasheet HTML 26Page - Renesas Technology Corp ICS9LPR502 Datasheet HTML 27Page - Renesas Technology Corp ICS9LPR502 Datasheet HTML 28Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 30 page
background image
IDTTM/ICSTM
56-pin CK505 w/Fully Integrated Voltage Regulator
1124D—02/26/09
Advance Information
ICS9LPR502
56-PIN CK505 W/FULLY INTEGRATED VOLTAGE REGULATOR
24
Datasheet
Byte 20 CK505 PLL3 Spread Spectrum Control Register
Bit
Pin
Name
Description
Type
Default
7
Reserved
Reserved
RW
0
6
SSP14
RW
X
5
SSP13
RW
X
4
SSP12
RW
X
3
SSP11
RW
X
2
SSP10
RW
X
1
SSP9
RW
X
0
SSP8
RW
X
Byte 21 M/N Enables
Bit
Pin
Name
Description
Type
Default
7
Reserved
RW
0
6
Reserved
RW
0
5
Reserved
RW
0
4
Reserved
RW
0
3
Reserved
RW
0
2
Reserved
RW
0
1
M/N Enable CPU
RW
0
0
M/N Enable
RW
0
Byte 22 CPU M/N Programming
Bit
Pin
Name
Description
Type
Default
7
N Div bit 8
PLL 1 M/N Programming
RW
X
6
N Div bit 9
(Intel PLL1 CPU)
RW
X
5M Div Bit 5
RW
X
4M Div Bit 4
RW
X
3M Div Bit 3
RW
X
2M Div Bit 2
RW
X
1M Div Bit 1
RW
X
0M Div Bit 0
RW
X
Byte 23 CPU M/N Programming
Bit
Pin
Name
Description
Type
Default
7
N Div bit 7
PLL 1 M/N Programming
RW
X
6
N Div bit 6
(Intel PLL1 CPU)
RW
X
5
N Div bit 5
RW
X
4
N Div bit 4
RW
X
3
N Div bit 3
RW
X
2
N Div bit 2
RW
X
1
N Div bit 1
RW
X
0N Div Bit 0
RW
X
Bytes 24-62 Reserved
Byte 63 Special Power Management Features (Rev P Silicon and Higher)
Bit
Pin
Name
Description
RW
Default
7
Reserved
RW
0
6
Reserved
RW
0
5
Reserved
RW
0
4
Reserved
RW
0
3
Reserved
RW
0
2
Reserved
RW
0
1
SATA PLL
Power Management Feature
RW
Note
0
XTAL PD Control
Controls XTAL on/off in legacy PD
RW
1
*Accessing any SMBus bytes not shown in the datasheet could result in incorrect clock functions.
off
on
off
on
Note: Default is "off" for Rev P Silicon and higher.
01
-
-
-
1
-
-
-
-
0
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Disable
Enable
01
Disable
Enable
01
-
-
-
-
-
-
-
-
-
-
-
-
-
-
01
--
These Spread Spectrum bits will program the spread
pecentage. Contact ICS for the correct values.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com