ICS1893CF datasheet(51/127 Pages) RENESAS

51 / 127 page

Chapter 7 Management Register Set

ICS1893CF, Rev. K, 05/13/10

May, 2010

ICS1893CF Data Sheet Rev. J - Release

7.3.2 100Base-TX Full Duplex (bit 1.14)

The STA reads this bit to learn if the ICS1893CF can support 100Base-TX, full-duplex operations. The

ISO/IEC specification requires that the ICS1893CF must set bit 1.14 to logic:

• Zero if it cannot support 100Base-TX, full-duplex operations.

• One if it can support 100Base-TX, full-duplex operations. (For the ICS1893CF, the default value of bit

1.14 is logic one, in that the ICS1893CF supports 100Base-TX, full-duplex operations.)

Bit 1.14 is a Command Override Write bit, which allows an STA to alter the default value of this bit. [See the

description of bit 16.15, the Command Override Write Enable bit, in Section 7.11, “Register 16: Extended

Control Register”.]

7.3.3 100Base-TX Half Duplex (bit 1.13)

The STA reads this bit to learn if the ICS1893CF can support 100Base-TX, half-duplex operations. The

ISO/IEC specification requires that the ICS1893CF must set bit 1.13 to logic:

• Zero if it cannot support 100Base-TX, half-duplex operations.

• One if it can support 100Base-TX, half-duplex operations. (For the ICS1893CF, the default value of bit

1.13 is logic one. Therefore, when an STA reads the Status Register, the STA is informed that the

ICS1893CF supports 100Base-TX, half-duplex operations.)

This bit 1.13 is a Command Override Write bit, which allows an STA to alter the default value of this bit.

[See the description of bit 16.15, the Command Override Write Enable bit, in Section 7.11, “Register 16:

Extended Control Register”.]

7.3.4 10Base-T Full Duplex (bit 1.12)

The STA reads this bit to learn if the ICS1893CF can support 10Base-T, full-duplex operations. The

ISO/IEC specification requires that the ICS1893CF must set bit 1.12 to logic:

• Zero if it cannot support 10Base-T, full-duplex operations.

• One if it can support 10Base-T, full-duplex operations. (For the ICS1893CF, the default value of bit 1.12

is logic one. Therefore, when an STA reads the Status Register, the STA is informed that the ICS1893CF

supports 10Base-T, full-duplex operations.)

This bit 1.12 is a Command Override Write bit, which allows an STA to alter the default value of this bit.

[See the description of bit 16.15, the Command Override Write Enable bit, in Section 7.11, “Register 16:

Extended Control Register”.]

7.3.5 10Base-T Half Duplex (bit 1.11)

The STA reads this bit to learn if the ICS1893CF can support 10Base-T, half-duplex operations. The

ISO/IEC specification requires that the ICS1893CF must set bit 1.11 to logic:

• Zero if it cannot support 10Base-T, half-duplex operations.

• One if it can support 10Base-T, half-duplex operations. (For the ICS1893CF, the default value of bit 1.11

is logic one. Therefore, when an STA reads the Status Register, the STA is informed that the ICS1893CF

supports 10Base-T, half-duplex operations.)

Bit 1.11 of the ICS1893CF Status Register is a Command Override Write bit., which allows an STA to alter

the default value of this bit. [See the description of bit 16.15, the Command Override Write Enable bit, in

Section 7.11, “Register 16: Extended Control Register”.]

ICS1893CF データシート(PDF) 51 Page - Renesas Technology Corp

ICS1893CF データシート(HTML) 51 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード