| データシートサーチシステム |
|
ICS1893CFILF データシート(PDF) 118 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
ICS1893CFILF データシート(HTML) 118 Page - Renesas Technology Corp |
|
118 / 127 page ![]() ICS1893CF, Rev. K, 05/13/10 May, 2010 118 Chapter 9 DC and AC Operating Conditions ICS1893CF Data Sheet - Release Copyright © 2009, Integrated Device Technology, Inc. All rights reserved. 9.5.16 Reset: Hardware Reset and Power-Down Table 9-23 lists the significant time periods for the hardware reset and power-down reset. The time periods consist of timings of signals on the following pins: • REF_IN • RESETn • TXCLK Figure 9-17 shows the timing diagram for the time periods. Figure 9-17. Hardware Reset and Power-Down Timing Diagram Table 9-23. Hardware Reset and Power-Down Timing Time Period Parameter Condi- tions Min. Typ. Max. Units t1 RESETn Active to Device Isolation and Initialization – – 60 – ns t2 Minimum RESETn Pulse Width – 500 40 – ns t3 RESETn Released to TXCLK Valid – – 35 500 ms REF_IN RESETn t1 t2 t3 TXCLK Valid Power Consumption (AC only) |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |