| データシートサーチシステム |
|
ICS1893CFILF データシート(PDF) 116 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
ICS1893CFILF データシート(HTML) 116 Page - Renesas Technology Corp |
|
116 / 127 page ![]() ICS1893CF, Rev. K, 05/13/10 May, 2010 116 Chapter 9 DC and AC Operating Conditions ICS1893CF Data Sheet - Release Copyright © 2009, Integrated Device Technology, Inc. All rights reserved. 9.5.14 100M Media Independent Interface: Input-to-Carrier Assertion/De-Assertion Table 9-21 lists the significant time periods for the 100M MDI input-to-carrier assertion/de-assertion. The time periods consist of timings of signals on the following pins: • TP_RX (that is, TP_RXP and TP_RXN) • CRS • COL Figure 9-15 shows the timing diagram for the time periods. † The IEEE maximum is 20 bit times. ‡ The IEEE minimum is 13 bit times, and the maximum is 24 bit times. Figure 9-15. 100M MDI Input to Carrier Assertion / De-Assertion Timing Diagram Table 9-21. 100M MDI Input-to-Carrier Assertion/De-Assertion Timing Time Period Parameter Conditions Min. Typ. Max. Units t1 First Bit of /J/ into TP_RX to CRS Assert † – 10 – 14 Bit times t2 First Bit of /J/ into TP_RX while Transmitting Data to COL Assert † Half-Duplex Mode 9 – 13 Bit times t3 First Bit of /T/ into TP_RX to CRS De-Assert ‡ –13 – 18 Bit times t4 First Bit of /T/ Received into TP_RX to COL De-Assert ‡ Half-Duplex Mode 13 – 18 Bit times t1 t2 t3 t4 First bit First bit of /T/ † Shown unscrambled. TP_RX† CRS COL |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |