JS28F640J3F75 datasheet(24/67 Pages) NUMONYX

部品番号	JS28F640J3F75

部品情報	Numonyx® Embedded Flash Memory (J3 65nm) Single Bit per Cell (SBC)

PDF	67 Pages

Scroll/Zoom	100%

メーカー	NUMONYX [Numonyx B.V]

ホームページ	http://www.numonyx.com

Logo

24 / 67 page

Datasheet

Numonyx® Embedded Flash Memory (J3 65 nm) Single Bit per Cell (SBC)

7.0

AC Characteristics

Timing symbols used in the timing diagrams within this document conform to the

following convention.

Note:

Exceptions to this convention include tACC and tAPA. tACC is a generic timing symbol that

refers to the aggregate initial-access delay as determined by tAVQV, tELQV, and tGLQV

(whichever is satisfied last) of the flash device. tAPA is specified in the flash device’s

data sheet, and is the address-to-data delay for subsequent page-mode reads.

Figure 7: Timing Signal Naming Convention

Table 10: Timing Signal Name Decoder

Signal

Code

State

Code

Address

High

Data - Read

Low

Data - Write

High-Z

Chip Enable (CE)

Low-Z

Output Enable (OE#)

Valid

Write Enable (WE#)

Invalid

Status (STS)

Reset (RP#)

Byte Enable (BYTE#)

Erase/Program/Block Lock

Enable (VPEN)

L Q V

Source Signal

Target State

Source State

Target Signal

JS28F640J3F75 データシート(PDF) 24 Page - Numonyx B.V

JS28F640J3F75 データシート(HTML) 24 Page - Numonyx B.V

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

データシートダウンロード