データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD9381/PCB データシート(PDF) 13 Page - Analog Devices

部品番号 AD9381/PCB
部品情報  HDMI Display Interface
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD9381/PCB データシート(HTML) 13 Page - Analog Devices

Back Button AD9381/PCB Datasheet HTML 9Page - Analog Devices AD9381/PCB Datasheet HTML 10Page - Analog Devices AD9381/PCB Datasheet HTML 11Page - Analog Devices AD9381/PCB Datasheet HTML 12Page - Analog Devices AD9381/PCB Datasheet HTML 13Page - Analog Devices AD9381/PCB Datasheet HTML 14Page - Analog Devices AD9381/PCB Datasheet HTML 15Page - Analog Devices AD9381/PCB Datasheet HTML 16Page - Analog Devices AD9381/PCB Datasheet HTML 17Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 44 page
background image
AD9381
Rev. 0 | Page 13 of 44
AUDIO BOARD LEVEL MUTING
The audio can be muted through the infoframes or locally
via the serial bus registers. This can be controlled with
Register R0x57, Bits [7:4].
AVI Infoframes
The HDMI TMDS transmission contains Infoframes with
specific information for the monitor such as:
Audio information
2 to 8 channels of audio identified
Audio coding
Audio sampling frequency
Speaker placement
N and CTS values (for reconstruction of the audio)
Muting
Source information
CD
SACD
DVD
Video information
Video ID code (per CEA861B)
Color space
Aspect ratio
Horizontal and vertical bar information
MPEG frame information (I, B, or P frame)
Vendor (transmitter source) name and product model
This information is the fundamental difference between DVI
and HDMI transmissions and is located in read-only registers
R0x5A to R0xEE. In addition to this information, registers are
provided to indicate that new information has been received.
Registers with addresses ending in 0xX7 or 0xXF beginning at
R0x87 contain the new data flags (NDF) information. All of
these registers contain the same information and all are reset
once any of them are read. Although there is no external
interrupt signal, it is easy for the user to read any of these
registers and see if there is new information to be processed.
OUTPUT DATA FORMATS
The AD9398 supports 4:4:4, 4:2:2, double data-rate (DDR),
and BT656 output formats. Register 0x25[3:0] controls the
output mode. These modes and the pin mapping are shown
in Table 10.
.
Table 10.
Port
Red
Green
Blue
Bit
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
4:4:4
Red/Cr [7:0]
Green/Y [7:0]
Blue/Cb [7:0]
4:2:2
CbCr [7:0]
Y [7:0]
DDR 4:2:2 CbCr Y, Y
DDR ↑ 1 G [3:0]
DDR B [7:4]
DDR B [3:0]
DDR 4:2:2 CbCr [11:0]
4:4:4 DDR
DDR R [7:0]
DDR G [7:4]
DDR 4:2:2 Y,Y [11:0]
4:2:2 to 12
CbCr [11:0]
Y [11:0]
1 Arrows in the table indicate clock edge. Rising edge of clock =
↑, falling edge = ↓.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com