データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

CDB5378 データシート(PDF) 39 Page - Cirrus Logic

部品番号 CDB5378
部品情報  Single-channel Seismic Evaluation System
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  CIRRUS [Cirrus Logic]
ホームページ  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CDB5378 データシート(HTML) 39 Page - Cirrus Logic

Back Button CDB5378 Datasheet HTML 35Page - Cirrus Logic CDB5378 Datasheet HTML 36Page - Cirrus Logic CDB5378 Datasheet HTML 37Page - Cirrus Logic CDB5378 Datasheet HTML 38Page - Cirrus Logic CDB5378 Datasheet HTML 39Page - Cirrus Logic CDB5378 Datasheet HTML 40Page - Cirrus Logic CDB5378 Datasheet HTML 41Page - Cirrus Logic CDB5378 Datasheet HTML 42Page - Cirrus Logic CDB5378 Datasheet HTML 43Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 72 page
background image
CDB5378
DS639DB3
39
3.3.2
Digital Filter
The Digital Filter sub-panel sets up the digital filter configuration options.
By default the Digital Filter sub-panel configures the system to use on-chip digital filter coefficients. The
on-chip data can be overwritten by loading custom coefficients from the Customize sub-panel on the
Control panel.
Any changes made under this sub-panel will not be applied to the target board until the Configure button
is pushed. The Configure button writes the new configuration to the target board and then enables the
data Capture button.
Control
Description
Channel Set
Disabled for CDB5378. One channel operation only.
Output Rate
Selects the output word rate of the digital filter. Output word rates from 4000 SPS to
1 SPS (0.25 mS to 1 S) are available.
Output Filter
Selects the output filter stage from the digital filter. Sinc output, FIR1 output, FIR2
output, IIR 1st order output, IIR 2nd order output, or IIR 3rd order output can be
selected. FIR2 output provides full decimation of the modulator data.
FIR Coeff
Selects the on-chip FIR coefficient set to use in the digital filter. Linear phase or min-
imum phase FIR coefficients can be selected.
IIR Coeff
Selects the on-chip IIR coefficient set to use in the digital filter. Coefficient sets pro-
ducing a 3 Hz high-pass corner at 2000 SPS, 1000 SPS, 500 SPS, 333 SPS, and
250 SPS can be selected.
Filter Clock
Sets the digital filter internal clock rate. Lower internal clock rates can save power
when using slow output word rates.
MCLK Rate
Sets the analog sample clock rate. The CS5373A modulator and test DAC typically
runs with MCLK set to 2.048 MHz.
Configure
Writes all information from the Setup panel to the digital filter. The data Capture but-
ton becomes available once the configuration information is written to the target
board.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com