MPC8560CPXAPDB datasheet(46/108 Pages) FREESCALE

46 / 108 page

MPC8560 Integrated Processor Hardware Specifications, Rev. 3.1

Freescale Semiconductor

CPM

Figure 23 provides the AC test load for the CPM.

Figure 23. CPM AC Test Load

Figure 24 through Figure 29 represent the AC timing from Table 33 and Table 34. Note that although the

specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling

edge is the active edge.

COL/CRS width high (FCC)

tFCCH

1.5

CLK

Notes:

1.Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of Serial Clock.

Timings are measured at the pin.

2.The symbols used for timing specifications herein follow the pattern of t(first two letters of functional block)(signal)(state)

(reference)(state) for inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example,

tFIIVKH symbolizes the FCC inputs internal timing (FI) with respect to the time the input signals (I) reaching the valid

state (V) relative to the reference clock tFCC (K) going to the high (H) state or setup time. And tTDIXKH symbolizes

the TDM timing (TD) with respect to the time the input signals (I) reach the invalid state (X) relative to the reference

clock tFCC (K) going to the high (H) state or hold time.

3.PIO and TIMER inputs and outputs are asynchronous to SYSCLK or any other externally visible clock. PIO/TIMER

inputs are internally synchronized to the CPM internal clock. PIO/TIMER outputs should be treated as

asynchronous.

Table 34. CPM Output AC Timing Specifications 1

Characteristic

Symbol 2

Min

Max

Unit

FCC outputs—internal clock (NMSI) delay

tFIKHOX

5.5

FCC outputs—external clock (NMSI) delay

tFEKHOX

SCC/SPI outputs—internal clock (NMSI) delay

tNIKHOX

0.5

SCC outputs—external clock (NMSI) delay

tNEKHOX

SPI output—external clock (NMSI) delay

tSEKHOX

TDM outputs/SI delay

tTDKHOX

2.5

Notes:

1.Output specifications are measured from the 50% level of the rising edge of Serial Clock to the 50% level of the

signal. Timings are measured at the pin.

2.The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)

(reference)(state) for inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example,

tFIKHOX symbolizes the FCC inputs internal timing (FI) for the time tFCC memory clock reference (K) goes from the

high state (H) until outputs (O) are invalid (X).

Table 33. CPM Input AC Timing Specifications 1 (continued)

Characteristic

Symbol 2

Min 3

Unit

Output

OVDD/2

RL = 50 Ω

Z0 = 50 Ω

MPC8560CPXAPDB データシート(PDF) 46 Page - Freescale Semiconductor, Inc

MPC8560CPXAPDB データシート(HTML) 46 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード