データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MPC8560CPXAPDB データシート(PDF) 68 Page - Freescale Semiconductor, Inc

部品番号 MPC8560CPXAPDB
部品情報  Integrated Processor Hardware Specifications
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  FREESCALE [Freescale Semiconductor, Inc]
ホームページ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8560CPXAPDB データシート(HTML) 68 Page - Freescale Semiconductor, Inc

Back Button MPC8560CPXAPDB Datasheet HTML 64Page - Freescale Semiconductor, Inc MPC8560CPXAPDB Datasheet HTML 65Page - Freescale Semiconductor, Inc MPC8560CPXAPDB Datasheet HTML 66Page - Freescale Semiconductor, Inc MPC8560CPXAPDB Datasheet HTML 67Page - Freescale Semiconductor, Inc MPC8560CPXAPDB Datasheet HTML 68Page - Freescale Semiconductor, Inc MPC8560CPXAPDB Datasheet HTML 69Page - Freescale Semiconductor, Inc MPC8560CPXAPDB Datasheet HTML 70Page - Freescale Semiconductor, Inc MPC8560CPXAPDB Datasheet HTML 71Page - Freescale Semiconductor, Inc MPC8560CPXAPDB Datasheet HTML 72Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 108 page
background image
MPC8560 Integrated Processor Hardware Specifications, Rev. 3.1
68
Freescale Semiconductor
RapidIO
The specifications apply over the supply voltage and ambient temperature ranges specified by the device
vendor.
The specifications apply for any combination of data patterns on the data signals.
The specifications apply over the receiver common mode and differential input voltage ranges.
Clock specifications apply only to clock signals.
Data specifications apply only to data signals (FRAME, D[0:7])
Table 50. RapidIO Receiver AC Timing Specifications—500 Mbps Data Rate
Characteristic
Symbol
Range
Unit
Notes
Min
Max
Duty cycle of the clock input
DC
47
53
%
1, 5
Data valid
DV
1080
ps
2
Allowable static skew between any two data
inputs within a 8-/9-bit group
tDPAIR
380
ps
3
Allowable static skew of data inputs to associated
clock
tSKEW,PAIR
–300
300
ps
4
Notes:
1.Measured at VID = 0 V.
2.Measured using the RapidIO receive mask shown in Figure 46.
3.See Figure 49.
4.See Figure 48 and Figure 49.
5.Guaranteed by design.
Table 51. RapidIO Receiver AC Timing Specifications—750 Mbps Data Rate
Characteristic
Symbol
Range
Unit
Notes
Min
Max
Duty cycle of the clock input
DC
47
53
%
1, 5
Data valid
DV
600
ps
2
Allowable static skew between any two data
inputs within a 8-/9-bit group
tDPAIR
400
ps
3
Allowable static skew of data inputs to associated
clock
tSKEW,PAIR
–267
267
ps
4
Notes:
1.Measured at VID = 0 V.
2.Measured using the RapidIO receive mask shown in Figure 46.
3.See Figure 49.
4.See Figure 48 and Figure 49.
5.Guaranteed by design.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com