CSB1000JA datasheet(53/153 Pages) STMICROELECTRONICS

53 / 153 page

ST72334J/N, ST72314J/N, ST72124J

53/153

MAIN CLOCK CONTROLLER WITH REAL TIME CLOCK TIMER (Cont’d)

MISCELLANEOUS REGISTER 1 (MISCR1)

See Section 13 on page 46.

MAIN CLOCK CONTROL/STATUS REGISTER

(MCCSR)

Read /Write

Reset Value: 0000 0001 (01h)

Bit 7:4 = Reserved, always read as 0.

Bit 3:2 = TB[1:0]

Time base control

These bits select the programmable divider time

base. They are set and cleared by software.

A modification of the time base is taken into ac-

count at the end of the current period (previously

set) to avoid unwanted time shift. This allows to

use this time base as a real time clock.

Bit 1 = OIE

Oscillator interrupt enable

This bit set and cleared by software.

0: Oscillator interrupt disabled

1: Oscillator interrupt enabled

This interrupt allows to exit from ACTIVE-HALT

mode.

When this bit is set, calling the ST7 software HALT

instruction enters the ACTIVE-HALT power saving

mode.

Bit 0 = OIF

Oscillator interrupt flag

This bit is set by hardware and cleared by software

reading the CSR register. It indicates when set

that the main oscillator has measured the selected

elapsed time (TB1:0).

0: Timeout not reached

1: Timeout reached

CAUTION: The BRES and BSET instructions

must not be used on the MCCSR register to avoid

unintentionally clearing the OIF bit.

14.2.4 Low Power Modes

14.2.5 Interrupts

The MCC/RTC interrupt event generates an inter-

rupt if the OIE bit of the MCCSR register is set and

the interrupt mask in the CC register is not active

(RIM instruction).

Note:

1. The MCC/RTC interrupt allows to exit from AC-

TIVE-HALT mode, not from HALT mode.

Table 13. MCC Register Map and Reset Values

0000

TB1

TB0

OIE

OIF

Counter

Prescaler

Time Base

TB1

TB0

fOSC =8MHz fOSC=16MHz

32000

4ms

2ms

64000

8ms

4ms

160000

20ms

10ms

400000

50ms

25ms

Mode

Description

WAIT

No effect on MCC/RTC peripheral.

MCC/RTC interrupt cause the device to exit

from WAIT mode.

ACTIVE-

HALT

No effect on MCC/RTC counter (OIE bit is

set), the registers are frozen.

MCC/RTC interrupt cause the device to exit

from ACTIVE-HALT mode.

HALT

MCC/RTC counter and registers are frozen.

MCC/RTC operation resumes when the

MCU is woken up by an interrupt with “exit

from HALT” capability.

Interrupt Event

Event

Flag

Enable

Control

Bit

Exit

from

Wait

Exit

from

Halt

Time base overflow

event

OIF

OIE

Yes

No 1)

Address

(Hex.)

Label

54321

0029h

MCCSR

Reset Value

TB1

TB0

OIE

OIF

CSB1000JA データシート(PDF) 53 Page - STMicroelectronics

CSB1000JA データシート(HTML) 53 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード