CSB1000JA datasheet(21/153 Pages) STMICROELECTRONICS

部品番号	CSB1000JA

部品情報	8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, ADC, 16-BIT TIMERS, SPI, SCI INTERFACES

PDF	153 Pages

Scroll/Zoom	100%

メーカー	STMICROELECTRONICS [STMicroelectronics]

ホームページ	http://www.st.com

Logo

21 / 153 page

ST72334J/N, ST72314J/N, ST72124J

21/153

DATA EEPROM (Cont’d)

6.6 REGISTER DESCRIPTION

CONTROL/STATUS REGISTER (CSR)

Read /Write

Reset Value: 0000 0000 (00h)

Bit 7:3 = Reserved, forced by hardware to 0.

Bit 2 = IE

Interrupt enable

This bit is set and cleared by software. It enables the

Data EEPROM interrupt capability when the PGM

bit is cleared by hardware. The interrupt request is

automatically cleared when the software enters the

interrupt routine.

0: Interrupt disabled

1: Interrupt enabled

Bit 1 = LAT

Latch Access Transfer

This bit is set by software. It is cleared by hard-

ware at the end of the programming cycle. It can

only be cleared by software if PGM bit is cleared.

0: Read mode

1: Write mode

Bit 0 = PGM

Programming control and status

This bit is set by software to begin the programming

cycle. At the end of the programming cycle, this bit

is cleared by hardware and an interrupt is generated

if the ITE bit is set.

0: Programming finished or not yet started

1: Programming cycle is in progress

Note: if the PGM bit is cleared during the program-

ming cycle, the memory data is not guaranteed

00000

LAT

PGM

CSB1000JA データシート(PDF) 21 Page - STMicroelectronics

CSB1000JA データシート(HTML) 21 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード