STE100A datasheet(30/82 Pages) STMICROELECTRONICS

30 / 82 page

Registers and descriptors description

STE10/100A

30/82

Registers and descriptors description

Note:

There are three kinds of registers within the STE10/100A: STE10/100A configuration

registers, PCI control/status registers, and transceiver control/status registers.

The STE10/100A configuration registers are used to initialize and configure the

STE10/100A and for identifying and querying the STE10/100A.

The PCI control/status registers are used to communicate between the host and

STE10/100A. The host can initialize, control, and read the status of the STE10/100A

through mapped I/O or memory address space.

The STE10/100A contains 11 16-bit registers to supported transceiver control and status.

They include 7 basic registers which are defined according to clause 22 “Reconciliation

Sub-layer and Media Independent Interface” and clause 28 “Physical Layer link signaling for

10 Mb/s and 100 Mb/s auto-negotiation on twisted pair” of the IEEE802.3u standard. In

addition, 4 special registers are provided for advanced chip control and status.

The STE10/100A also provides receive and transmit descriptors for packet buffering and

management.

4.1

STE10/100A configuration registers

An STE10/100A software driver can initialize and configure the chip by writing its

configuration registers. The contents of configuration registers are set to their default values

upon power-up or whenever a hardware reset occurs, but their settings remain unchanged

whenever a software reset occurs. The configuration registers are byte, word, and double

word accessible.

Table 4.

STE10/100A configuration registers list

Offset

Index

Name

Description

00h

CR0

LID

Loaded device ID and vendor ID

04h

CR1

CSC

Configuration status and command

08h

CR2

Class code and revision number

0ch

CR3

Latency timer

10h

CR4

IOBA

IO base address

14h

CR5

MBA

Memory base address

2ch

CR11

SID

Subsystem ID and vendor ID

30h

CR12

BRBA

Boot ROM base address (ROM size = 128Kbit)

34h

CR13

Capability pointer

3ch

CR15

CINT

Configuration interrupt

40h

CR16

Driver space for special purpose

80h

CR32

SIG

Signature of STE10/100A

c0h

CR48

PMR0

Power management register 0

c4h

CR49

PMR1

Power management register 1

STE100A データシート(PDF) 30 Page - STMicroelectronics

STE100A データシート(HTML) 30 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

データシートダウンロード