データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

CS51313 データシート(PDF) 11 Page - ON Semiconductor

部品番号 CS51313
部品情報  Synchronous CPU Buck Controller Capable of Implementing Multiple Linear Regulators
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  ONSEMI [ON Semiconductor]
ホームページ  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

CS51313 データシート(HTML) 11 Page - ON Semiconductor

Back Button CS51313 Datasheet HTML 7Page - ON Semiconductor CS51313 Datasheet HTML 8Page - ON Semiconductor CS51313 Datasheet HTML 9Page - ON Semiconductor CS51313 Datasheet HTML 10Page - ON Semiconductor CS51313 Datasheet HTML 11Page - ON Semiconductor CS51313 Datasheet HTML 12Page - ON Semiconductor CS51313 Datasheet HTML 13Page - ON Semiconductor CS51313 Datasheet HTML 14Page - ON Semiconductor CS51313 Datasheet HTML 15Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 23 page
background image
CS51313
http://onsemi.com
11
regulator output voltage will follow it, less the 1.1 V PWM
offset, until it achieves the voltage programmed by the
DAC’s VID input. The Error Amp will then source or sink
current to the COMP cap as required to maintain the correct
regulator DC output voltage. Since the rate of increase of the
COMP pin voltage is typically set much slower than the
regulator’s slew capability, inrush current, output voltage,
and duty cycle all gradually increase from zero. (See Figures
10, 11, and 12).
Figure 10. Normal Startup (2.0 ms/div)
Channel 1 − Regulator Output Voltage (1.0 V/div)
Channel 2 − COMP Pin (1.0 V/div)
Channel 3 − VCC (10 V/div)
Channel 4 − Regulator Input Voltage (5.0 V/div)
Figure 11. Normal Startup Showing Initial Pulse
Followed by Soft Start (20 ms/div)
Channel 1 − Regulator Output Voltage (0.2 V/div)
Channel 2 − Inductor Switching Node (5.0 V/div)
Channel 3 − VCC (10 V/div)
Channel 4 − Regulator Input Voltage (5.0 V/div)
Figure 12. Pulse−By−Pulse Regulation During Soft
Start (2.0 ms/div)
Channel 1 − Regulator Output Voltage (0.2 V/div)
Channel 2 − Inductor Switching Node (5.0 V/div)
Channel 3 − VCC (10 V/div)
Channel 4 − Regulator Input Voltage (5.0 V/div)
If the voltage across the Current Sense resistor generates a
voltage difference between the VFB and VOUT pins that
exceeds the OVC Comparator Offset Voltage (86 mV typical),
the Fault latch is set. This causes the COMP pin to be quickly
discharged, turning off GATE(H) and the upper NFET since
the voltage on the COMP pin is now less than the 1.1 V PWM
comparator offset. The Fault latch is reset when the voltage on
the COMP decreases below the discharge threshold voltage
(0.25 V typical). The COMP capacitor will again begin to
charge, and when it exceeds the 1.1 V PWM comparator offset,
the regulator output will Soft Start normally (see Figure 13).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com