データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

LP87702 データシート(PDF) 59 Page - Texas Instruments

Click here to check the latest version.
部品番号 LP87702
部品情報  LP87702-Q1 Dual Buck Converter and 5-V Boost With Diagnostic Functions
PDF  99 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI - Texas Instruments

LP87702 データシート(HTML) 59 Page - Texas Instruments

Back Button LP87702 Datasheet HTML 55Page - Texas Instruments LP87702 Datasheet HTML 56Page - Texas Instruments LP87702 Datasheet HTML 57Page - Texas Instruments LP87702 Datasheet HTML 58Page - Texas Instruments LP87702 Datasheet HTML 59Page - Texas Instruments LP87702 Datasheet HTML 60Page - Texas Instruments LP87702 Datasheet HTML 61Page - Texas Instruments LP87702 Datasheet HTML 62Page - Texas Instruments LP87702 Datasheet HTML 63Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 99 page
background image
Table 8-31. PGOOD_LEVEL_1 Register Field Descriptions (continued)
Bit
Field
Type
Reset
Description
2-0
VMON1_THRESHOLD
R/W
0h
Threshold voltage for VMON1 input:
0x0 – 0.65V (high impedance input, external resistive divider can be
used)
0x1 – 0.80 V
0x2 – 1.00 V
0x3 – 1.10 V
0x4 – 1.20 V
0x5 – 1.30 V
0x6 – 1.80 V
0x7 – 1.80 V
To monitor any other voltage level, select 0x0 and use an external
resistive divider to scale down to 0.65 V. For other than 0x0 VMONx
input is low impedance (internal resistive divider enabled).
(Default from OTP memory)
8.6.1.1.22 PGOOD_LEVEL_2 Register (Offset = 15h) [reset = 0h]
PGOOD_LEVEL_2 is shown in Figure 8-40 and described in Table 8-32.
Return to Table 8-9.
Figure 8-40. PGOOD_LEVEL_2 Register
7
6
5
4
3
2
1
0
VANA_WINDOW
VANA_THRES
HOLD
VMON2_WINDOW
VMON2_THRESHOLD
R/W-0h
R/W-0h
R/W-0h
R/W-0h
Table 8-32. PGOOD_LEVEL_2 Register Field Descriptions
Bit
Field
Type
Reset
Description
7-6
VANA_WINDOW
R/W
0h
Overvoltage and undervoltage threshold levels for VANA:
0x0 – ±4%
0x1 – ±5%
0x2 – ±10%
0x3 – ±10%
(Default from OTP memory)
5
VANA_THRESHOLD
R/W
0h
Threshold voltage for VANA input:
0 – 3.3 V
1 – 5.0 V
(Default from OTP memory)
4-3
VMON2_WINDOW
R/W
0h
Overvoltage and undervoltage threshold levels for VMON2:
0x0 – ±2%
0x1 – ±3%
0x2 – ±4%
0x3 – ±6%
(Default from OTP memory)
2-0
VMON2_THRESHOLD
R/W
0h
Threshold voltage for VMON2 input:
0x0 – 0.65 V (high impedance input, external resistive divider can be
used)
0x1 – 0.80 V
0x2 – 1.00 V
0x3 – 1.10 V
0x4 – 1.20 V
0x5 – 1.30 V
0x6 – 1.80 V
0x7 – 1.80 V
To monitor any other voltage level, select 0x0 and use an external
resistive divider to scale down to 0.65 V. For other than 0x0 VMONx
input is low impedance (internal resistive divider enabled).
(Default from OTP memory)
www.ti.com
LP87702-Q1
SNVSAL1C – DECEMBER 2017 – REVISED JUNE 2021
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
59
Product Folder Links: LP87702-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com