データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AM29SL400CT100REF データシート(PDF) 16 Page - Advanced Micro Devices

部品番号 AM29SL400CT100REF
部品情報  4 Megabit (512 K x 8-Bit/256 K x 16-Bit) CMOS 1.8 Volt-only Super Low Voltage Flash Memory
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AMD [Advanced Micro Devices]
ホームページ  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM29SL400CT100REF データシート(HTML) 16 Page - Advanced Micro Devices

Back Button AM29SL400CT100REF Datasheet HTML 12Page - Advanced Micro Devices AM29SL400CT100REF Datasheet HTML 13Page - Advanced Micro Devices AM29SL400CT100REF Datasheet HTML 14Page - Advanced Micro Devices AM29SL400CT100REF Datasheet HTML 15Page - Advanced Micro Devices AM29SL400CT100REF Datasheet HTML 16Page - Advanced Micro Devices AM29SL400CT100REF Datasheet HTML 17Page - Advanced Micro Devices AM29SL400CT100REF Datasheet HTML 18Page - Advanced Micro Devices AM29SL400CT100REF Datasheet HTML 19Page - Advanced Micro Devices AM29SL400CT100REF Datasheet HTML 20Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 44 page
background image
14
Am29SL400C
Am29SL400C_00_A6 January 23, 2007
D A TA
SH EE T
Figure 2.
Temporary Sector Unprotect Operation
Hardware Data Protection
The command sequence requirement of unlock cycles for
programming or erasing provides data protection against in-
advertent writes (refer to Table 5 on page 18 for command
definitions). In addition, the following hardware data protec-
tion measures prevent accidental erasure or programming,
which might otherwise be caused by spurious system level
signals during VCC power-up and power-down transitions, or
from system noise.
Low VCC Write Inhibit
When VCC is less than VLKO, the device does not accept any
write cycles. This protects data during VCC power-up and
power-down. The command register and all internal pro-
gram/erase circuits are disabled, and the device resets. Sub-
sequent writes are ignored until VCC is greater than VLKO.
The system must provide the proper signals to the control
pins to prevent unintentional writes when VCC is greater than
VLKO.
Write Pulse “Glitch” Protection
Noise pulses of less than 5 ns (typical) on OE#, CE# or WE#
do not initiate a write cycle.
Logical Inhibit
Write cycles are inhibited by holding any one of OE# = VIL,
CE# = VIH or WE# = VIH. To initiate a write cycle, CE# and
WE# must be a logical zero while OE# is a logical one.
Power-Up Write Inhibit
If WE# = CE# = VIL and OE# = VIH during power up, the de-
vice does not accept commands on the rising edge of WE#.
The internal state machine is automatically reset to reading
array data on power-up.
START
Perform Erase or
Program Operations
RESET# = VIH
Temporary Sector
Unprotect Completed
(Note 2)
RESET# = VID
(Note 1)
Notes:
1.
All protected sectors unprotected.
2.
All previously protected sectors are protected once again.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com