| データシートサーチシステム |
|
P83C524IFA データシート(PDF) 40 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
P83C524IFA データシート(HTML) 40 Page - NXP Semiconductors |
|
40 / 76 page ![]() 1997 Dec 15 40 Philips Semiconductors Product specification 8-bit microcontrollers P83C524; P80C528; P83C528 15 IDLE AND POWER-DOWN OPERATION Idle mode operation permits the interrupt, serial ports and timer blocks to function while the CPU is halted. The following functions remain active during Idle mode. These functions may generate an interrupt or reset and thus end the Idle mode: • Timer 0, Timer 1, Timer 2, Watchdog Timer • UART, I2C-Interface • External interrupt The Power-down operation freezes the oscillator. The Power-down mode can only be activated by setting the PD bit in the PCON register (see Fig.20). Fig.20 Internal Idle and Power-down clock configuration. handbook, full pagewidth MBC477 - 1 OSCILLATOR CLOCK GENERATOR interrupts serial ports timer blocks CPU IDL PD XTAL1 XTAL2 |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |