データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AT83C5136-RDTUL データシート(PDF) 82 Page - ATMEL Corporation

部品番号 AT83C5136-RDTUL
部品情報  8-bit Microcontroller with Full Speed USB Device
PDF  171 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  ATMEL [ATMEL Corporation]
ホームページ  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT83C5136-RDTUL データシート(HTML) 82 Page - ATMEL Corporation

Back Button AT83C5136-RDTUL Datasheet HTML 78Page - ATMEL Corporation AT83C5136-RDTUL Datasheet HTML 79Page - ATMEL Corporation AT83C5136-RDTUL Datasheet HTML 80Page - ATMEL Corporation AT83C5136-RDTUL Datasheet HTML 81Page - ATMEL Corporation AT83C5136-RDTUL Datasheet HTML 82Page - ATMEL Corporation AT83C5136-RDTUL Datasheet HTML 83Page - ATMEL Corporation AT83C5136-RDTUL Datasheet HTML 84Page - ATMEL Corporation AT83C5136-RDTUL Datasheet HTML 85Page - ATMEL Corporation AT83C5136-RDTUL Datasheet HTML 86Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 82 / 171 page
background image
82
AT83C5134/35/36
7683B–USB–03/07
Figure 40. SPI Interrupt Requests Generation
Registers
There are three registers in the module that provide control, status and data storage
functions. These registers are describes in the following paragraphs.
Serial Peripheral Control
Register (SPCON)
•
The Serial Peripheral Control Register does the following:
–
Selects one of the Master clock rates
–
Configure the SPI module as Master or Slave
–
Selects serial clock polarity and phase
–
Enables the SPI module
–
Frees the SS pin for a general-purpose
Table 66 describes this register and explains the use of each bit.
SSDIS
MODF
CPU Interrupt Request
SPI Receiver/Error
CPU Interrupt Request
SPI Transmitter
SPI
CPU Interrupt Request
SPIF
Table 66. SPCON Register
7
6
5
4
3
2
1
0
SPR2
SPEN
SSDIS
MSTR
CPOL
CPHA
SPR1
SPR0
Bit
Number
Bit Mnemonic
Description
7
SPR2
Serial Peripheral Rate 2
Bit with SPR1 and SPR0 define the clock rate.
6
SPEN
Serial Peripheral Enable
Cleared to disable the SPI interface.
Set to enable the SPI interface.
5
SSDIS
SS Disable
Cleared to enable SS in both Master and Slave modes.
Set to disable SS in both Master and Slave modes. In Slave mode, this bit has
no effect if CPHA = “0”.
5
MSTR
Serial Peripheral Master
Cleared to configure the SPI as a Slave.
Set to configure the SPI as a Master.
4
CPOL
Clock Polarity
Cleared to have the SCK set to “0” in idle state.
Set to have the SCK set to “1” in idle state.
3
CPHA
Clock Phase
Cleared to have the data sampled when the SCK leaves the idle state (see
CPOL).
Set to have the data sampled when the SCK returns to idle state (see CPOL).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com