| データシートサーチシステム |
|
MAX6972 データシート(PDF) 21 Page - Maxim Integrated Products |
|
|
|||||||||||||||||||||||||||||
MAX6972 データシート(HTML) 21 Page - Maxim Integrated Products |
|
21 / 23 page ![]() 16-Output PWM LED Drivers for Message Boards ______________________________________________________________________________________ 21 Power-Supply Considerations The MAX6972/MAX6973 operate with a power-supply voltage of 3.0V to 3.6V. Bypass the VDD power supply to GND with a 0.1µF ceramic capacitor as close as possible to the device pins. If the LED supply is shared with the VDD supply, adequately decouple the VDD supply with bulk capacitance to ensure that the fast- rising, high-current LED drive currents do not cause transient dips in VDD. Driving LEDs from a Supply Higher than 7V An external npn transistor in a cascode configuration extends the output drive voltage above 7V. The external pass transistor’s emitter clamps to a VBE below its base, which is connected to the MAX6972/MAX6973’s supply voltage. An optional emitter resistor reduces the voltage drop across the MAX6972/MAX6973’s output transistor and effectively takes the dissipation off the device into the resistor. The external transistor’s collector current is equal to its emitter current (less a small base current), and the MAX6972/MAX6973 accurately control the emitter current with a constant current sink driver structure. Example of using an external npn transistor: VDD = 3.3V ±5%, IOUT = 55mA, external pass transistor VBE = 0.7V - 1V at 55mA emitter current. For best output current accuracy, design VO to be at least 1.2V: R1(MAX) = (3.15 - 1 - 1.2) / 0.055 = 17.3 Ω, so choose R1 = 15 Ω hence, VO(MIN) = 3.15 - 1 - (15 x 0.055) = 1.325V and VO(MAX) = 3.45 - 0.7 - (15 x 0.055) = 1.925V. MAX6972 MAX6973 VDD R1 Q1 55mA +3.3V +3.3V +24V Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y0 GND Figure 13. External Cascode npn Transistor MAX6972 MAX6972 MAX6972 SYSTEM CLK DATA LOAD CLKO DINO LOADO CLKI DINI LOADI Y0/Z0 16 RG LEDs 16 BLUE LEDs Y1/Z1 Y2/Z2 Y3/Z3 Y4/Z4 Y5/B5 Y6/Z6 Y7/Z7 Y0/Z0 Y1/Z1 Y2/Z2 Y3/Z3 Y4/Z4 Y5/B5 Y6/Z6 Y7/Z7 Y0/Z0 Y1/Z1 Y2/Z2 Y3/Z3 Y4/Z4 Y5/B5 Y6/Z6 Y7/Z7 CLKO DINO LOADO CLKI DINI LOADI CLKO DINO LOADO CLKI DINI LOADI Typical Operating Circuit Chip Information PROCESS: BiCMOS |
|
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |