データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AS73211 データシート(PDF) 51 Page - OSRAM GmbH

部品番号 AS73211
部品情報  XYZ True Color Sensor with I²C Interface
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  OSRAM [OSRAM GmbH]
ホームページ  http://www.osram.com
Logo OSRAM - OSRAM GmbH

AS73211 データシート(HTML) 51 Page - OSRAM GmbH

Back Button AS73211 Datasheet HTML 47Page - OSRAM GmbH AS73211 Datasheet HTML 48Page - OSRAM GmbH AS73211 Datasheet HTML 49Page - OSRAM GmbH AS73211 Datasheet HTML 50Page - OSRAM GmbH AS73211 Datasheet HTML 51Page - OSRAM GmbH AS73211 Datasheet HTML 52Page - OSRAM GmbH AS73211 Datasheet HTML 53Page - OSRAM GmbH AS73211 Datasheet HTML 54Page - OSRAM GmbH AS73211 Datasheet HTML 55Page - OSRAM GmbH Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 66 page
background image
Document Feedback
AS73211
Register Description
Datasheet
• PUBLIC
DS000556
• v3-01 • 2018-Feb-07
65
│ 50
Figure 50:
Configuration Register 3 (CREG3)
– Address 8h
CREG3
NAME
VALUE [b]
CONFIGURATION
bit 7 to 6
MMODE
00
CONT mode (continuous measurement)
01 (1)
CMD mode (measurement per command)
10
SYNS mode (externally synchronized start of
measurement)
11
SYND mode (start and end of measurement are externally
synchronized)
bit 5
Reserved (2)
bit 4
SB
0 (1)
Standby is switched OFF
1
Standby is switched ON
bit 3
RDYOD
0 (1)
Pin READY operates as Push Pull output
1
Pin READY operates as Open Drain output
bit 2
Reserved (2)
bit 1 to 0
CCLK
00 (1)
Internal clock frequency fCLK = 1.024MHz
01
Internal clock frequency fCLK = 2.048MHz
10
Internal clock frequency fCLK = 4.096MHz
11
Internal clock frequency fCLK = 8.192MHz
(1)
Default value after power-on reset and software reset.
(2)
The default value after power-
on reset and software reset is ,0‘ as well as the recommended write value.
The bits CREG3:MMODE specify the measurement mode, which should be compatible to the given
application.
The bit CREG3:SB controls the operational state Standby of the AS73211. Within Standby state the
power consumption of the device is reduced, but the internal circuit is ready to continue after 4 µs
wake-up time by switching off Standby.
With bit CREG3:RDYOD the output pin READY can be changed from push pull to open drain
behavior. The open drain output allows running two or more AS73211 at the same time connected to
one READY line with pull-up resistor. As long as one device still measures, the READY line is low
active.
The internal clock frequency fCLK is controlled by the bits of CREG3:CCLK. Higher clock rates result in
shorter conversion times for the measurement. But take care of CREG1:GAIN
– with higher
frequencies than 1 MHz in some cases the irradiance responsivity is reduced (see Figure 35).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com