56F8322 datasheet(39/136 Pages) FREESCALE

39 / 136 page

Peripheral Memory Mapped Registers

56F8322 Technical Data, Rev. 16

Freescale Semiconductor

Preliminary

The following tables list all of the peripheral registers required to control or access the peripherals.

Note: Features in italics are NOT available on the 56F8122 device.

Table 4-7 Data Memory Peripheral Base Address Map Summary

Peripheral

Prefix

Base Address

Table Number

Timer A

TMRA

X:$00 F040

4-8

Timer C

TMRC

X:$00 F0C0

4-9

PWM A

PWMA

X:$00 F140

4-10

Quadrature Decoder 0

DEC0

X:$00 F180

4-11

ITCN

X:$00 F1A0

4-12

ADC A

ADCA

X:$00 F200

4-13

Temperature Sensor

TSENSOR

X:$00 F270

4-14

SCI #0

SCI0

X:$00 F280

4-15

SCI #1

SCI1

X:$00 F290

4-16

SPI #0

SPI0

X:$00 F2A0

4-17

SPI #1

SPI1

X:$00 F2B0

4-18

COP

X:$00 F2C0

4-19

PLL, OSC

CLKGEN

X:$00 F2D0

4-20

GPIO Port A

GPIOA

X:$00 F2E0

4-21

GPIO Port B

GPIOB

X:$00 F300

4-22

GPIO Port C

GPIOC

X:$00 F310

4-23

SIM

X:$00 F350

4-24

Power Supervisor

LVI

X:$00 F360

4-25

X:$00 F400

4-26

FlexCAN

X:$00 F800

4-27

Table 4-8 Quad Timer A Registers Address Map

(TMRA_BASE = $00 F040)

Address Offset

TMRA0_CMP1

Compare Register 1

TMRA0_CMP2

Compare Register 2

TMRA0_CAP

Capture Register

TMRA0_LOAD

Load Register

TMRA0_HOLD

Hold Register

TMRA0_CNTR

Counter Register

TMRA0_CTRL

Control Register

TMRA0_SCR

Status and Control Register

TMRA0_CMPLD1

Comparator Load Register 1

56F8322 データシート(PDF) 39 Page - Freescale Semiconductor, Inc

56F8322 データシート(HTML) 39 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード