データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

HCS08 データシート(PDF) 185 Page - Motorola, Inc

部品番号 HCS08
部品情報  Microcontrollers
PDF  290 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MOTOROLA [Motorola, Inc]
ホームページ  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

HCS08 データシート(HTML) 185 Page - Motorola, Inc

Back Button HCS08 Datasheet HTML 181Page - Motorola, Inc HCS08 Datasheet HTML 182Page - Motorola, Inc HCS08 Datasheet HTML 183Page - Motorola, Inc HCS08 Datasheet HTML 184Page - Motorola, Inc HCS08 Datasheet HTML 185Page - Motorola, Inc HCS08 Datasheet HTML 186Page - Motorola, Inc HCS08 Datasheet HTML 187Page - Motorola, Inc HCS08 Datasheet HTML 188Page - Motorola, Inc HCS08 Datasheet HTML 189Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 185 / 290 page
background image
Data Sheet — MC9S08GB60/D V1.5
MOTOROLA
185
MC9S08GB/GT
When TE is written to 0, the transmitter keeps control of the port TxD pin until any data, queued idle,
or queued break character finishes transmitting before allowing the pin to revert to a general-purpose
I/O pin.
RE — Receiver Enable
When the SCI receiver is off, the RxD pin reverts to being a general-purpose port I/O pin.
1 = Receiver on.
0 = Receiver off.
RWU — Receiver Wakeup Control
This bit can be written to 1 to place the SCI receiver in a standby state where it waits for automatic
hardware detection of a selected wakeup condition. The wakeup condition is either an idle line between
messages (WAKE = 0, idle-line wakeup), or a logic 1 in the most significant data bit in a character
(WAKE = 1, address-mark wakeup). Application software sets RWU and (normally) a selected
hardware condition automatically clears RWU. Refer to 11.6.3 Receiver Wakeup Operation for
more details.
1 = SCI receiver in standby waiting for wakeup condition.
0 = Normal SCI receiver operation.
SBK — Send Break
Writing a 1 and then a 0 to SBK queues a break character in the transmit data stream. Additional break
characters of 10 or 11 bit times of logic 0 are queued as long as SBK = 1. Depending on the timing of
the set and clear of SBK relative to the information currently being transmitted, a second break
character may be queued before software clears SBK. Refer to 11.5.2 Send Break and Queued Idle
for more details.
1 = Queue break character(s) to be sent.
0 = Normal transmitter operation.
11.10.4 SCI x Status Register 1 (SCIxS1)
This register has eight read-only status flags. Writes have no effect. Special software sequences (which do
not involve writing to this register) are used to clear these status flags.
Figure 11-9 SCI x Status Register 1 (SCIxS1)
Bit 7
654321
Bit 0
Read:
TDRE
TC
RDRF
IDLE
OR
NF
FE
PF
Write:
Reset:
11000000
= Unimplemented or Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com