データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MPC885ZP80 データシート(PDF) 53 Page - Freescale Semiconductor, Inc

部品番号 MPC885ZP80
部品情報  Hardware Specifications
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  FREESCALE [Freescale Semiconductor, Inc]
ホームページ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC885ZP80 データシート(HTML) 53 Page - Freescale Semiconductor, Inc

Back Button MPC885ZP80 Datasheet HTML 49Page - Freescale Semiconductor, Inc MPC885ZP80 Datasheet HTML 50Page - Freescale Semiconductor, Inc MPC885ZP80 Datasheet HTML 51Page - Freescale Semiconductor, Inc MPC885ZP80 Datasheet HTML 52Page - Freescale Semiconductor, Inc MPC885ZP80 Datasheet HTML 53Page - Freescale Semiconductor, Inc MPC885ZP80 Datasheet HTML 54Page - Freescale Semiconductor, Inc MPC885ZP80 Datasheet HTML 55Page - Freescale Semiconductor, Inc MPC885ZP80 Datasheet HTML 56Page - Freescale Semiconductor, Inc MPC885ZP80 Datasheet HTML 57Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 92 page
background image
MPC885/MPC880 Hardware Specifications, Rev. 3
53
Freescale Semiconductor
CPM Electrical Characteristics
75
L1RSYNC, L1TSYNC rise/fall time
15.00
ns
76
L1RXD valid to L1CLK edge (L1RXD setup time)
17.00
ns
77
L1CLK edge to L1RXD invalid (L1RXD hold time)
13.00
ns
78
L1CLK edge to L1ST(1–4) valid 4
10.00
45.00
ns
78A
L1SYNC valid to L1ST(1–4) valid
10.00
45.00
ns
79
L1CLK edge to L1ST(1–4) invalid
10.00
45.00
ns
80
L1CLK edge to L1TXD valid
10.00
55.00
ns
80A
L1TSYNC valid to L1TXD valid 4
10.00
55.00
ns
81
L1CLK edge to L1TXD high impedance
0.00
42.00
ns
82
L1RCLK, L1TCLK frequency (DSC =1)
16.00 or
SYNCCLK
/2
MHz
83
L1RCLK, L1TCLK width low (DSC =1)
P + 10
ns
83a
L1RCLK, L1TCLK width high (DSC = 1)3
P + 10
ns
84
L1CLK edge to L1CLKO valid (DSC = 1)
30.00
ns
85
L1RQ valid before falling edge of L1TSYNC4
1.00
L1TCLK
86
L1GR setup time2
42.00
ns
87
L1GR hold time
42.00
ns
88
L1CLK edge to L1SYNC valid (FSD = 00) CNT = 0000, BYT = 0,
DSC = 0)
—0.00
ns
1 The ratio SyncCLK/L1RCLK must be greater than 2.5/1.
2 These specs are valid for IDL mode only.
3 Where P = 1/CLKOUT. Thus for a 25-MHz CLKO1 rate, P = 40 ns.
4 These strobes and TxD on the first bit of the frame become valid after L1CLK edge or L1SYNC, whichever comes later.
Table 21. SI Timing (continued)
Num
Characteristic
All Frequencies
Unit
Min
Max



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com