データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MPC866PCZP100A データシート(PDF) 48 Page - Freescale Semiconductor, Inc

部品番号 MPC866PCZP100A
部品情報  Hardware Specifications
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  FREESCALE [Freescale Semiconductor, Inc]
ホームページ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC866PCZP100A データシート(HTML) 48 Page - Freescale Semiconductor, Inc

Back Button MPC866PCZP100A Datasheet HTML 44Page - Freescale Semiconductor, Inc MPC866PCZP100A Datasheet HTML 45Page - Freescale Semiconductor, Inc MPC866PCZP100A Datasheet HTML 46Page - Freescale Semiconductor, Inc MPC866PCZP100A Datasheet HTML 47Page - Freescale Semiconductor, Inc MPC866PCZP100A Datasheet HTML 48Page - Freescale Semiconductor, Inc MPC866PCZP100A Datasheet HTML 49Page - Freescale Semiconductor, Inc MPC866PCZP100A Datasheet HTML 50Page - Freescale Semiconductor, Inc MPC866PCZP100A Datasheet HTML 51Page - Freescale Semiconductor, Inc MPC866PCZP100A Datasheet HTML 52Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 96 page
background image
MPC866/MPC859 Hardware Specifications, Rev. 2
48
Freescale Semiconductor
CPM Electrical Characteristics
Figure 40. Boundary Scan (JTAG) Timing Diagram
12 CPM Electrical Characteristics
This section provides the AC and DC electrical specifications for the communications processor module (CPM) of
the MPC866/859.
12.1 PIP/PIO AC Electrical Specifications
Table 16 shows the PIP/PIO AC timings as shown in Figure 41 through Figure 45.
Table 16. PIP/PIO Timing
Num
Characteristic
All Frequencies
Unit
Min
Max
21
Data-in setup time to STBI low
0
ns
22
Data-In hold time to STBI high
2.5 – t3 1
1
t3 = Specification 23
—clk
23
STBI pulse width
1.5
clk
24
STBO pulse width
1 clk – 5ns
ns
25
Data-out setup time to STBO low
2
clk
26
Data-out hold time from STBO high
5
clk
27
STBI low to STBO low (Rx interlock)
2
clk
28
STBI low to STBO high (Tx interlock)
2
clk
29
Data-in setup time to clock high
15
ns
30
Data-in hold time from clock high
7.5
ns
31
Clock low to data-out valid (CPU writes data, control, or direction)
25
ns
TCK
Output
Signals
Output
Signals
Output
Signals
J92
J94
J93
J95
J96



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com