| データシートサーチシステム |
|
24LC256T-E/MS データシート(PDF) 1 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
24LC256T-E/MS データシート(HTML) 1 Page - Microchip Technology |
|
1 / 26 page ![]() © 2005 Microchip Technology Inc. DS21203N-page 1 24AA256/24LC256/24FC256 Device Selection Table Features: • Low-power CMOS technology: - Maximum write current 3 mA at 5.5V - Maximum read current 400 μA at 5.5V - Standby current 100 nA, typical at 5.5V • 2-wire serial interface bus, I2C™ compatible • Cascadable for up to eight devices • Self-timed erase/write cycle • 64-byte Page Write mode available • 5 ms max. write cycle time • Hardware write-protect for entire array • Output slope control to eliminate ground bounce • Schmitt Trigger inputs for noise suppression • 1,000,000 erase/write cycles • Electrostatic discharge protection > 4000V • Data retention > 200 years • 8-pin PDIP, SOIC, TSSOP, MSOP and DFN packages, 14-lead TSSOP package • Pb-free finishes available • Temperature ranges: Description: The Microchip Technology Inc. 24AA256/24LC256/ 24FC256 (24XX256*) is a 32K x 8 (256 Kbit) Serial Electrically Erasable PROM, capable of operation across a broad voltage range (1.8V to 5.5V). It has been developed for advanced, low-power applications such as personal communications or data acquisition. This device also has a page write capability of up to 64 bytes of data. This device is capable of both random and sequential reads up to the 256K boundary. Functional address lines allow up to eight devices on the same bus, for up to 2 Mbit address space. This device is available in the standard 8-pin plastic DIP, SOIC, TSSOP, MSOP and DFN packages. Block Diagram Package Types *24XX256 is used in this document as a generic part number for the 24AA256/24LC256/24FC256 devices. Part Number VCC Range Max. Clock Frequency Temp. Ranges 24AA256 1.8-5.5V 400 kHz(1) I 24LC256 2.5-5.5V 400 kHz I, E 24FC256 1.8-5.5V 1 MHz(2) I Note 1: 100 kHz for VCC < 2.5V. 2: 400 kHz for VCC < 2.5V. - Industrial (I): -40 °C to +85°C - Automotive (E): -40 °C to +125°C HV Generator EEPROM Array Page Latches YDEC XDEC Sense Amp. R/W Control Memory Control Logic I/O Control Logic I/O A0 A1A2 SDA SCL VCC VSS WP A0 A1 A2 VSS VCC WP SCL SDA 1 2 3 4 8 7 6 5 PDIP/SOIC TSSOP/MSOP* A0 A1 A2 VSS 1 2 3 4 8 7 6 5 VCC WP SCL SDA DFN A0 A1 A2 VSS WP SCL SDA 5 6 7 8 4 3 2 1 VCC Note: * Pins A0 and A1 are no connects for the MSOP package only. 256K I2C™ CMOS Serial EEPROM |
同様の部品番号 - 24LC256T-E/MS |
|
同様の説明 - 24LC256T-E/MS |
|
|
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |