| データシートサーチシステム |
|
SAM9X75-SIP データシート(PDF) 6 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
SAM9X75-SIP データシート(HTML) 6 Page - Microchip Technology |
|
6 / 36 page ![]() SAM9X75 SiP Block Diagram Data Sheet © 2023 Microchip Technology Inc. and its subsidiaries DS60001827B - 6 3. Block Diagram SAM9X75 SiP In-Circuit Emulator ARM926EJ-S DCache 32 KB ICache 32 KB MMU Bus Interface Unit Key Digital Analog Memories, bridges PIO Backup area Processor and crypto-accelerators H Matrix host C Matrix client H H C C C C H H H H H H H H Multi- Layer System Matrix C C C C I D ROM (96 KB + KB) OTP Memory (32 KB) USB HOST HS EHCI FS OHCI PC PB PA HS Trans HS Trans HS Trans HS USB DHSDP/HHSDPA DHSDM/HHSDMA HHSDPB HHSDMB HHSDPC HHSDMC NANDALE, NANDCLE NANDOE, NANDWE NANDDAT[7:0] NANDRDY NANDCS EBI PMECC PMERRLOC MPDDRC PWM 9-b ADC 12-Ch. CAN [1:0] (x2) IS XLCDC GMAC (TSN) GTXCK/GREFCK GTXEN/GTXCTL GTX[3:0] GRX[3:0] GRXER/GRXCTL, GCRSDV GMDIO, GMDC, GTSUCOMP SDMMCx_CMD SDMMCx_CK SDMMCx_DAT[3:0] GFX2D QSPI QSCK QCS QIO[7:0] Peripheral Bridge PWM[3:0] CANTXx CANRXx AD[7:0] ADVREFP, ADVREFN Peripheral Bridge PIO JTAG Boundary Scan JTAGSEL TMS, TCK TDI TDO, RTCK TC [5:0] (x6) TIOAx, TIOBx TCLKx 2 2 PIO A – D AIC DBGU PMC WDT GPBR RTC / RTT RSTC SHDWC PLLA UTMI PLL Slow RC Osc. 32768 Hz Xtal Osc. Main RC Osc. Main Xtal Osc. Clock Generator VDDCORE POR VDDBU POR VDDOSC POR VDDPLL REG Clock Sources System Clocks System Controller FLEXCOM 0,1,2,3 6,7,8,9,10 9 FLEXCOMx_IO[2:0] FLEXCOMx_IO[6:3] H OTPC C SRAM1 (4 kB) H H XDMA TRNG TDES AES SHA SSC RF, RK RD TD TF, TK CLASSD CLASSD_L[3:0] CLASSD_R[3:0] I2SMCC I2SMCC_MCK, I2SMCC_ DOUT I2SMCC_WS, I2SMCC_CK I2SMCC_DIN RTUNE NTRST PIO C 2 SRAM0 (64 kB) PUFSRAM (4 kB) PIT64B (x2) D-PHY CSI2 DSI PUF LCDC_DISP, LCDC_PWM LCDC_VSYNC, LCDC_HSYNC LCDC_DAT[23:0] LCDC_PCLK, LCDC_EN ISC_MCK ISC_HSYNC, ISC_VSYNC ISC_PCK ISC_D[11:0] NAND ISC_FIELD LVDS_A[3:0]P LVDS_A[3:0]M DQS QINT Audio PLL G125CK, GRXCK FLEXCOM 4,5,11,12 4 FLEXCOMx_IO[2:0] FLEXCOMx_IO[6:3] DDR_ZQ DDR_VREF DDRM_ZQ GND LVDS_CLK1M/P MIPI_DN[3:0]/DP[3:0] MIPI_CLKN/P SDMMC [2:0] (x2) DDRM_VDD MIPI_REXT DDR3L SDRAM |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |