データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

SC16C852LIB データシート(PDF) 38 Page - NXP Semiconductors

部品番号 SC16C852LIB
部品情報  1.8 V dual UART, 5 Mbit/s (max.) with 128-byte FIFOs, infrared (IrDA) and 16 mode or 68 mode bus interface
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  PHILIPS [NXP Semiconductors]
ホームページ  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

SC16C852LIB データシート(HTML) 38 Page - NXP Semiconductors

Back Button SC16C852LIB Datasheet HTML 34Page - NXP Semiconductors SC16C852LIB Datasheet HTML 35Page - NXP Semiconductors SC16C852LIB Datasheet HTML 36Page - NXP Semiconductors SC16C852LIB Datasheet HTML 37Page - NXP Semiconductors SC16C852LIB Datasheet HTML 38Page - NXP Semiconductors SC16C852LIB Datasheet HTML 39Page - NXP Semiconductors SC16C852LIB Datasheet HTML 40Page - NXP Semiconductors SC16C852LIB Datasheet HTML 41Page - NXP Semiconductors SC16C852LIB Datasheet HTML 42Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 60 page
background image
SC16C852L_2
© NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 — 25 January 2007
38 of 60
NXP Semiconductors
SC16C852L
1.8 V dual UART with 128-byte FIFOs and IrDA encoder/decoder
7.22 Advanced Feature Control Register 1 (AFCR1)
[1]
It takes 4 XTAL1 clocks to reset the device.
Table 34.
Advanced Feature Control Register 1 register bits description
Bit
Symbol
Description
7
AFCR1[7]
Concurrent write. When this bit is set the host can write concurrently to
the same register of all channel.
logic
logic 0 = Normal operation
logic 1 = Concurrent Write operation
6:5
AFCR1[6:5]
reserved
4
AFCR1[4]
Sleep RXLow. Program RX input to be edge-sensitive or level-sensitive.
logic 0 = RX input is level-sensitive. If RXA/RXB pin is LOW, the UART
will not go to sleep. Once the UART is in Sleep mode, it will wake up if
RXA/RXB pin goes LOW.
logic 1 = RX input is edge-sensitive. UART will go to sleep even if
RXA/RXB pin is LOW, and will wake up when RXA/RXB pin toggles.
3
AFCR1[3]
reserved
2
AFCR1[2]
RTS/CTS mapped to DTR/DSR. Switch the function of RTS/CTS to
DTR/DSR.
logic 0 = RTS and CTS signals are used for hardware flow control.
logic 1 = DTR and DSR signals are used for hardware flow control.
RTS and CTS retain their functionality.
1
AFCR1[1]
SReset. Software Reset
A write to this bit will reset the UART. Once the UART is reset this bit is
automatically set to 0.[1]
0
AFCR1[0]
TSR Interrupt. Select TSR interrupt mode
logic 0 = transmit empty interrupt occurs when transmit FIFO falls
below the trigger level or becomes empty.
logic 1 = transmit empty interrupt occurs when transmit FIFO falls
below the trigger level, or becomes empty and the last stop bit has
been shifted out of the Transmit Shift Register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com