データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ST10F271 データシート(PDF) 145 Page - STMicroelectronics

部品番号 ST10F271
部品情報  16-bit MCU with 128 Kbyte Flash memory and 12 Kbyte RAM
PDF  173 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F271 データシート(HTML) 145 Page - STMicroelectronics

Back Button ST10F271 Datasheet HTML 141Page - STMicroelectronics ST10F271 Datasheet HTML 142Page - STMicroelectronics ST10F271 Datasheet HTML 143Page - STMicroelectronics ST10F271 Datasheet HTML 144Page - STMicroelectronics ST10F271 Datasheet HTML 145Page - STMicroelectronics ST10F271 Datasheet HTML 146Page - STMicroelectronics ST10F271 Datasheet HTML 147Page - STMicroelectronics ST10F271 Datasheet HTML 148Page - STMicroelectronics ST10F271 Datasheet HTML 149Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 145 / 173 page
background image
ST10F271
Electrical characteristics
145/173
The PLL input frequency range is limited to 1 to 3.5MHz, while the VCO oscillation range is
64 to 128MHz. The CPU clock frequency range when PLL is used is 16 to 64MHz.
Example 1
FXTAL = 4MHz
P0(15:13) = ‘110’ (Multiplication by 3)
PLL Input Frequency = 1MHz
VCO frequency = 48MHz
PLL Output Frequency = 12MHz
(VCO frequency divided by 4)
FCPU = 12MHz (no effect of Output Prescaler)
Example 2
FXTAL = 8MHz
P0(15:13) = ‘100’ (Multiplication by 5)
PLL Input Frequency = 2MHz
VCO frequency = 80MHz
PLL Output Frequency = 40MHz (VCO frequency divided by 2)
FCPU = 40MHz (no effect of Output Prescaler)
24.8.9
PLL Jitter
The following terminology is hereafter defined:
Self referred single period jitter
Also called “Period Jitter”, it can be defined as the difference of the Tmax and Tmin,
where Tmax is maximum time period of the PLL output clock and Tmin is the minimum
time period of the PLL output clock.
Self referred long term jitter
Also called “N period jitter”, it can be defined as the difference of Tmax and Tmin, where
Tmax is the maximum time difference between N+1 clock rising edges and Tmin is the
minimum time difference between N+1 clock rising edges. Here N should be kept
sufficiently large to have the long term jitter. For N=1, this becomes the single period
jitter.
Jitter at the PLL output can be due to the following reasons:
Jitter in the input clock
Noise in the PLL loop.
0
1
0
4 to 6.4MHz
FXTAL / 2
40
2
FXTAL x 10
001
4 to 8MHz 1)
PLL bypassed
FPLL / 2
FXTAL / 2
000
4MHz
FXTAL / 2
64
2
FXTAL x 16
Table 69.
Internal PLL divider mechanism (continued)
P0.15-13
(P0H.7-5)
XTAL
Frequency
Input
Prescaler
PLL
Output
Prescaler
CPU Frequency
fCPU = fXTAL x F
Multiply by
Divide by



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com